THE COMPUTER JOURNAL®

For Those Who Interface, Build, and Apply Micros

Vol. II, No. 4

\$2.50 US

Build a VIC-20 EPROM Programmer Page 1

Multi-user: CP/NET page 8

Build a High-Resolution S-100 Graphics Board

Part Three: Construction Page 10

System Integration Part Three: CP/M 3.0 page 17

Linear Optimization with Micros Page 23

LSTTL Reference Chart Page 25

Editor's Page

The Customer is Tired of Being Ignored!

Many of the companies in the microcomputer industry have developed a very simple customer relations policy—they just ignore correspondence and phone calls. This may have been a cost-effective way of handling the problem in an expanding market filled with eager and unsophisticated buyers, but experienced business people will not put up with this shoddy treatment in the current buyer's market.

The microcomputer industry is still structured around the pioneer companies started by a technically oriented entrepreneur with little cash and no business experience who ran the business out of a spare bedroom. These undercapitalized, understaffed enterprises made millions because there was no competition, and because the owners were too busy taking money to the bank to worry about the customer. Their problem was how to expand fast enough to meet the unfilled demands. It didn't matter if the customer was unsatisfied because the product was already paid for (they don't give refunds if the product doesn't work), and there were dozens of new buyers to replace every lost customer.

Good documentation and customer support are extremely important for business equipment and software. With the large number of vendors competing for your dollar today, your decision to buy any micro product should be largely based on how you will be treated by the company after the purchase. In order to help you compare customer support policies, *The Computer Journal* is surveying vendors and will publish the customer relations policy with the addresses and phone numbers. We will also encourage them to submit bug fixes, customization notes, and interfacing information for publication.

Realizing that what happens in the real world is often different than the published policy, we will also publish the experiences of our readers, after giving the vendors the opportunity to respond. We do need your experiences with vendors (both the good and the bad) to help others avoid the companies with poor products and miserable customer relations.

Our loyalty is to our readers, and not to any possible advertisers. We will not hesitate to report bad products and poor customer support, but we will need copies of correspondence and records of phone calls which we can present to the vendors prior to publication.

We have had a bad experience with a computer system we purchased recently. We wrote twice for information on an upgrade, but they have not answered our letters. We liked their product, but will not purchase any other equipment from them or recommend their equipment to anyone else. We are sending copies of the letters to the vendor for their reply before publishing the details.

This magazine is published for you, and it will only be as good as you make it. Take time to tell us about your vendor experiences, and share your bug fixes, customization patches, interfacing information and technical tips with the other readers.

Editor/Publisher	Art Carlson
Art Director	Joan Thompson
Technical Editor	Lance Rose
Production Assistant	Judie Overbeek
Contributing Editor	Ernie Brooner

The Computer Journal[®] is published 12 times a year. Annual subscription is \$24 in the U.S., \$30 in Canada, and \$48 airmail in other countries.

Entire contents copyright © 1984 by The Computer Journal

Postmaster: Send address changes to: The Computer Journal, P.O. Box 1697, Kalispell, MT 59903-1697.

Address all editorial, advertising and subscription inquires to: The Computer Journal, P.O. Box 1697, Kalispell, MT 59903-1697.

BUILD A VIC-20 EPROM PROGRAMMER by Neil Bungard

Introduction

About a month ago I was presented with an interesting problem. I had acquired a Z-80 based S-100 bus microcomputer which had no operating software installed on it. I had an operating system stored on paper tape, but I needed the operating system on an EPROM before my system would run it. The EPROM programmers that I looked at were too expensive to justify buying simply to program one EPROM, so I looked for an alternative solution. It so happened that I had recently purchased a VIC-20, so I decided to design an EPROM programmer attachment for the VIC-20 and use the VIC-20 to transfer the Z-80 operating software from the paper tape to the EPROM. The VIC-20 solved my EPROM programming problem with exceptional grace. With the VIC-20 and ten dollars worth of additional hardware, I was able to enter, inspect, program, and verify data on both 2716 (2K by 8) and 2732 (4K by 8) EPROMs. In addition, the VIC-20 EPROM programmer has features not found on even the most expensive EPROM programmers. Data to be programmed into the EPROM can be entered from cassette tape, 5" diskettes, any RS-232 device, from the VIC-20 keyboard, or even from another EPROM.

Circuit Description

The VIC-20 EPROM programmer circuit diagram is shown in Figure 1. This circuit was designed to program 2716 (2K by 8) EPROMs, but with minor circuit modifications the VIC-20 can program 2732 (4K by 8) EPROMs as well. These modifications will be explained in detail, and can be hard wired or wired so that "personality modules" can be inserted to select between programming 2716s or 2732s.

The VIC-20 EPROM Programmer performs four basic functions:

1. It can set the address of where data trasfers are to begin on the EPROM.

2. It can read data from a "read only" EPROM. This is used in the EPROM duplicate mode.

3. It can read data from a "programable " EPROM. This is used in the program verification mode.

4. It can program an EPROM. This, of course, is used in the program mode.

To obtain an understanding of the operation of the EPROM programmer circuit in each mode, let us look at these four basic functions separately.

The first function, address selection, is accomplished by loading three presettable counters with the beginning address of where you wish to store or retrieve data on the EPROM. The counters are 74LS193s (IC 1, 2, and 3 in Figure 1). The inputs of the counters are tied through buffers to the data bus of the VIC-20. The outputs of the counters are connected to the address lines of the 2716s so that the values loaded into the 74LS193s will be present on the address lines of the EPROMs. With an address value loaded into the 74LS193s and present on both EPROMs, a memory read from either EPROM or a memory write to the programable EPROM can be accomplished. Once the data transfer operation is accomplished, the selected address can either be advanced in increments of one, or a new address can be loaded into the counters. :确

1-4

فد .

84

أهر ا

彩纜

1.00

19**8**

, . *i*i

锏

. . á

68

1.1

锏

Values are loaded into selected counters by the VIC-20 via an Input/Output (I/O) device code generator (IC4). The device code generator (a 74LS138) is a three line to eight line decoder. Its three input lines are tied through buffers to the three lowest order address bits of the VIC-20 address bus. When the VIC-20 wants to accomplish an information transfer (either Input or Output) it places the address of where the data exchange is to take place onto pins 1, 2, and 3 of the 74LS138. The VIC-20 then pulses "BLK1" to a logic 0. This generates a device code pulse on one of eight output pins on the 74LS138 which accomplishes a data transfer to/from one of eight unique address locations defined by the values of A0, A1, and A2. Table 1 shows the eight data transfer pulses generated on the EPROM programmer. Figure 2 is the timing diagram of the device code pulse generated.

With reference to Table 1, the following software is required to operate the device select hardware and set a given address location for a memory transfer:

10 POKE 8195,0 20 POKE 8192,0

This program addresses memory location 0 (decimal) on the EPROMs. 10 POKE 8195,0 loads the four higher order bits of the 12 bit address into address counter IC3 by placing the high order address value on data bus bits D0 through D3 and pulsing pin 11 of IC3 to a logic 0. 20 POKE 8192,0 loads the eight low order address bits into counters IC1 and IC2

Device Code Address	Output Pin of 74L\$138	Use of Device Code Pulse
8192	15	loads the 8 lower order bits of the address counter
8193	NA	NA
8194	13	transfers data from "programmable" EPROM to the VIC 20
8195	12	Loads the 4 higher order bits of the address counters
8196	11	transfers data from "read only" EPROM to the VIC 20
8197	10	programs EPROM and increments the address counters
8198	NA	NA
8199	NA	NA
		Table 1



by placing the EPROM address value on the data bus and pulsing pin 11 of IC1 and IC2 to a logic 0. To advance the counters, which increments the selected address, the following instructions are required:

10 POKE 8197,0

20 FOR I = 0 TO 50: NEXT I

POKE 8197,0 generates a device code pulse on pin 10 of the 74LS138 (IC4). This low going pulse triggers a monostable multivibrator (IC10), which is configured to generate a 50ms high-going pulse. This 50ms pulse is required in the EPROM programming sequence which will be discussed later. The output of the monostable (pin 3, IC10) is connected, through an inverter, to the "up-count" input of IC1. If the READ/PROGRAM switch (S1, Figure 1) is in the READ position (open), the selected address will be advanced by one when the monostable times out, but no EPROM memory programmed. However, if the location will be READ/PROGRAM switch is in the PROGRAM (closed) position when the POKE 8197,0 instruction is executed, address location 0 (decimal) on the programmable EPROM will be loaded with a 0 before the address counter (IC1) is

advanced. Details of this sequence will be discussed further in the explanation of the programming mode.

The important thing to remember in our discussion thus far is that for the purpose of reading either EPROM, the READ/PROGRAM switch must be in the READ position. The second instruction 20 FOR I=0 TO 50: NEXT I is a software time delay to allow the monostable to time out before any other instructions are executed. Even though the 50ms pulse is only used in the programming mode it is still generated in the read and verify modes to advance the counters. It is the trailing edge of this pulse that always advances the address counters and thus must be accounted for in all the modes of operation.

The second basic function performed by the EPROM programmer is reading data from the "read only" EPROM. In order to do this, the memory address of where the read operation is to occur is loaded into the memory address counters as previously explained. Next, a memory read operation is performed by the VIC-20 which generates an input device code pulse on pin 11 of the device code pulse generator IC4. Pin 11 of IC4 is connected to the chip select



(CS) input of the read only 2716 (IC6). When the CS input (pin 20) is pulsed low (with pin 18 tied low and pin 21 held high) data flows from the memory location addressed on the EPROM into the VIC-20. Figure 3 shows the timing diagram of the 2716 read operation. The following software is required to perform the read only EPROM read operation:

10 POKE 8195,0 20 POKE 8192,0 30 A = PEEK(8196)

The BASIC instructions in lines 10 and 20 set the memory address of where the read operation will occur. These two instructions have been previously explained. The instruction 30 A = PEEK(8196) generates a device code pulse on pin 11 of IC4 which inputs the data from the addressed memory location, and assigns the data to the variable name "A".

The third basic function performed by the EPROM programmer, reading data from the programmable EPROM, is accomplished in exactly the same manner as reading from the read only EPROM. The only difference is that a device code pulse is generated on pin 13 of IC4 instead of pin 11 as in the case of the read only EPROM. Pin 13 of IC4 is connected to the CS input of the programmable EPROM (pin 20, IC5) and to the output enable (OE) of an octal tristate buffer (pin 1, IC8). Data flows out of this EPROM and through the buffer when pin 13 of the 74LS138 is pulsed low. For the read operation to be accomplished, pin 18 of the 2716 must be at a logic 0 and pin 21 at +5 volts. The software required to read data from the programmable EPROM is:

10 POKE 8195,0 20 POKE 8192,0 30 A = PEEK(8194)

The fourth and last function performed by the EPROM programmer is programming an EPROM. To enter the program mode, the READ/PROGRAM switch must be placed in the PROGRAM position. This applies + 25 volts to pin 21 of the EPROM (IC5), and configures the EPROM to be programmed. Be sure that the 25 volt supply is stable and at no time fluctuates higher than 26 volts. A voltage greater than 26 volts on pin 21 of the EPROM will immediately destroy the EPROM. Next, as was the case when reading the EPROMs, the memory address of where the data transfer is to take place must be loaded into the address counters. By applying an address to the EPROM, placing pin 21 at +25 volts, and insuring that the CS input is at a logic 1, the EPROM is ready to be programmed. Applying a data byte on D0 through D7 of the EPROM, and pulsing pin 18 (PD/PGM) to a logic 1 for 50ms completes the programming operation. The timing diagram for the 2716 programming sequence is shown in Figure 4. The data is applied to the EPROM by the VIC-20 through a memory write operation to location 8197 (decimal). This memory write operation generates a device code pulse on pin 10 of IC4 which latches the outputted data byte into IC7 and triggers the monostable multivibrator (IC10). The monostable applies a 50ms high-going pulse to pin 18 of the EPROM and programs the applied memory address with the data byte latched in IC7. The falling edge of the 50ms programming pulse automatically advances the counters and prepares the next memory address for programming. The following software is required to program address location 0 with decimal value of 100:

10 F	OKE	8195,0	
20 P	OKE	8192,0	
30 P	OKE	8197,100	

Application Software for the VIC-20 EPROM Programmer

The software required to read, verify, and program 2716 EPROMs will be presented in the following discussion on application software. To perform an EPROM duplication, the contents of a previously programmed EPROM is transferred into the VIC-20's RAM memory. Here the data can be inspected and/or modified if desired. The data is then transferred to a blank EPROM, and a verification is accomplished to ensure that no error occured in the data transfer. The following software reads the 2048 memory locations of a 2716 and places the data into the VIC-20's RAM memory between locations 5000 (decimal) and 7048(decimal). Insure that the READ/PROGRAM switch is in the READ position, and that the EPROM to be read is inserted into the read only EPROM socket:

10 PRINT	/clear screen	i- n
20 PRINT "SET SWITCH TO"		
30 PRINT "READ POSITION"	/ensure that	1.144
40 PRINT	/READ/PROGRAM	
50 PRINT "HIT RETURN"	/switch is in	1-90
60 PRINT "TO START"	/correct position	
70 INPUT X	·	2.548
80 POKE 8195,0	/load high-order 74LS193	
90 POKE 8192,0	/load low-order 74LS193	189
100 FOR 1 = 5000 to 7048	/set 2048 RAM spaces	:
110 A - PEEK(8196)	/read EPROM	,- ₩
120 POKE I.A	/store value in RAM	
130 POKE 8197,0	/advance counters	1-1
140 FOR T = 0 to 50:NEXT T	/wait for 50ms pulse	
150 NEXT I	/to read next location	1.5 8
160 PRINT" READ COMPLETE"	/prompt user	
170 STOP		₩ A

*Do not enter comments in right hand column as part of program.

Once the data is in RAM memory, the user can check the code to ensure that the correct 2716 is being duplicated, and/or make minor modifications to the code. Once satisfied with the data in RAM, the data is transferred to a blank EPROM which has been inserted into the programmable EPROM socket. Before the transfer takes place, the READ/PROGRAM switch must be placed in the PROGRAM position. The following software loads the data which is in the VIC-20's RAM memory space, between address 5000 (decimal) and 7048 (decimal), into a 2716 EPROM:

200 PRINT ****	/clear the screen
210 PRINT''SET SWITCH TO''	
220 PRINT''PROGRAM POSITION''	/ensure that
230 PRINT	/READ/PROGRAM
240 PRINT HIT RETURN	/switch is in
250 PRINT''TO START''	/correct position
260 INPUT X	
270 POKE 8195.0	/load high-order 74LS193
280 POKE 8192,0	/load low-order 74LS193
290 FOR I = 5000 to 7048	/set 2048 RAM spaces
300 A = PEEK(1)	/read data from RAM
310 POKE 8197,A	/write data to EPROM
320 FOR T = 0 to 50:NEXT T	/wait for 50ms pulse
330 NEXT I	/go read next location
340 PRINT ''PROGRAMMING COMPLETE'	/prompt user
350 STOP	

When the programming is complete, you should run the following verification program to ensure an accurate EPROM copy:

400 PRINT ****	/clear the screen
410 PRINT''SET SWITCH TO''	
420 PRINT 'READ POSITION'	/ensure that
430 PRINT	/READ/PROGRAM
440 PRINT''HIT RETURN''	/switch is in
450 PRINT''TO START''	/correct position
455 INPUT X	
460 POKE 8195,0	/load high-order 74LS193
470 POKE 8192,0	/load low-order 74LS193
480 FOR I = 5000 to 7048	/set 2048 RAM spaces
490 A = PEEK(8194)	/read programmable EPROM
500 B = PEEK(I)	/read data from RAM
510 IF A >B THEN 570	/if no match then stop
520 POKE 8197,0	/if match, advance counters
530 FOR T = 0 to 50:NEXT T	/wait for 50ms pulse
540 NEXT I	/go do next comparison
550 PRINT''DUPLICATION GOOD''	/prompt user
560 STOP	
570 PRINT''DUPLICATION BAD''	
580 PRINT''ERROR IN''	/prompt user
590 PRINT "ADDRESS";1	

As mentioned in the introduction, EPROMs programmed . by the VIC-20 EPROM programmer can receive their data from a number of sources. The only modifications necessary to input data from other sources would be between lines 80 and 160 of the BASIC code. These lines of code move data from some source (another EPROM in the above case) and place the data in the VIC-20's RAM memory. Using the EPROM programmer for my own application, I was required to take data from the VIC-20's RS-232 interface port. The following software accomplishes a data transfer from the RS-232 serial port and places the data into RAM memory locations 5000 (decimal) through 7048 (decimal):

 80 OPEN 2,2,3 CHR\$(163) + CHR*(160)
 /open the channel, 110 baud, 2 stop bits

 90 FOR I = 5000 to 7048
 /set 2048 RAM spaces

 100 GET 2,A\$
 /turn on receiver channel

110 IF A\$ = THEN 100 120 A = PEEK(667) 130 B = A + 7423 140 C = PEEK(B) 150 POKE I,C 155 NEXT I /ignore a null /find serial byte in buffer /define buffer location /get data from serial port buffer /put data in RAM memory /go get next data byte

Another possibility for entering data is through the VIC-20's keyboard. This is not practical for larger data bases, but

in many cases the data is less than a few hundred bytes. For that amount of data the keyboard is not a bad option. The following software will load data into RAM memory starting at location 5000 (decimal), via the vic-20's keyboard:



Enter an "S" to terminate the entry program.

80 PRINT '''' 85 FOR I = 1 to 2048 90 PRINT''ENTER DATA'' 95 PRINT''BYTE'';I 100 INPUT A\$ 105 IF A\$ = ''S'' THEN 160 110 A = VAL(A\$) 115 J = I + 5000 120 POKE J,A 125 PRINT '''' 130 NEXT I 135 PRINT''NO MORE ROOM'' 140 PRINT''ON EPROM'' 145 STOP

/clear the screen /input up to 2048 times /prompt user /to enter /data byte /enter S to stop /convert input string to a number /define RAM storage location /put data in RAM memory /clear the screen /go input next data value

/prompt user

A Word About Bus Buffering

My original VIC-20 EPROM programmer design did not have Data and Address bus buffers, but I encountered some problems when inserting and removing the EPROMs. When I inserted or installed the "read only" 2716 EPROM, the VIC-20 operating system would crash. I installed the 74 245 data bus buffer and the 74LS367 address bus buffer and the problem disappeared. In general it is a good idea to buffer all of your interface projects. This ensures that you have good "drive" from your computer, and buffering isolates the CPU and other ICs in your computer from your circuit, which could avoid damage to the computer as a result of wiring errors.

Programming 2732s On the VIC-20 EPROM Programmer

So far only 2716 (2K by 8) EPROMs have been mentioned with reference to the VIC-20 EPROM programmer. The programmer can also program 2732 (4K by 8) EPROMs. There are only three pins which differ between the two EPROMs. These are pins 18, 20, and 21. Figure 5 shows the connection changes necessary to use the VIC-20 EPROM programmer with 2732 EPROMs. These connections can be hard wired to configure the EPROM programmer for 2732s only, or a 14 pin wire wrap socket can be placed on the EPROM programmer board and wired so that jumper wires



can be used to choose between programming 2716s and 2732s. Using this method, *personality modules* can be constructed which plug into the 14 pin socket. These modules determine whether the programmer is configured for 2716 or 2732 EPROMs by providing the correct jumper wires across the 14 pin socket. Figure 6 shows how the socket is wired to achieve the EPROM selection using the personality modules. Also in Figure 6 are the wiring configurations necessary to construct both the 2716 and the 2732 personality modules. The modules themselves are constructed from 14 pin DIP headers, with jumper wires soldered in place on the header to configure the module.



Construction of the VIC-20 EPROM Programmer

The VIC-20 EPROM programmer can easily be constructed on a perforated Vectorboard equipped with edgeboard fingers. The edgeboard fingers must be double sided and the pin spacing must be 0.156 inches. The Vectorboard is standard equipment, and can be purchased from most electronic parts distributors. I used wire wrap techniques to construct the EPROM programmer. There are no critical wiring considerations, and the project took less than five hours to construct. A photograph of the VIC-20 EPROM programmer is shown in Figure 7, and a pin assignment of the VIC-20 expansion port is shown in Figure 8 to aid in construction of the programmer. £-0

أد.

64

k-

. .

相關

قدر ر

83**8**

6**4**

1.00

1

1:**'**∰

It should be noted that an external 25 volt power supply is required to program the 2716 and 2732 EPROMs.

The software routines used to program the 2716s will also work with the 2732s. The only changes required in the software routines are in the instructions which account for the 2716's 2048 memory locations. To program 2732s on the VIC-20 without expanding the VIC RAM memory, the 2732's 4K memory should be considered as two 2K blocks. Each 2K block would be programmed separately, which would require two passes through the software routines. On the first pass the address counters should be loaded with a starting address of zero and the first 2K locations would be programmed the same as a 2716. On the second pass the address counters should be loaded with a starting address of 2048 and the next 2K locations would be programmed.

Conclusion

The software routines presented in this article are what I would consider utility routines. They make the VIC-20 EPROM programmer work, but they are neither instructive nor "friendly" to the user. Providing only the required utility routines allows you to develop an "operating system" to suit your particular needs.



If you want to use the VIC-20 EPROM programmer as a general purpose programming tool for both 2716 and 2732 EPROMs, I would suggest a "prompt and queue" operating system. By "prompt and queue" I mean that the computer prompts the user and asks the user what he/she would like to do. The user in turn enters the proper queue which instructs the computer to perform a specific task. This type of operating system can be implemented nicely with the use of menus. For example, you might have the VIC-20 ask the following question:

WHICH TYPE OF EPROM DO

YOU WISH TO CONSIDER?

If you input "2716", the VIC-20 might print the following menu:

WHAT FUNCTION DO YOU WISH TO PERFORM?

- 1) EXAMINE CODE ON A 2716 EPROM
- 2) PROGRAM A 2716 EPROM
- 3) DUPLICATE A 2716 EPROM
- 4) ENTER CODE THROUGH KEYBOARD
- 5) ENTER CODE FROM TAPE
- 6) ENTER CODE FROM RS232 PORT
- 7) ENTER CODE FROM DISK
- 8) QUIT

INPUT YOUR SELECTION?

This menu allows you to perform all the functions which are possible on the VIC-20 EPROM programmer. Selecting a desired function might result in another menu being printed which would help the user choose the proper parameters used in a utility routine. In addition to helping with parameters, the VIC-20 could instruct the user as to which "personality module" to use and when to insert it. Your imagination is your only limitation when designing an operating system for the VIC-20 EPROM programmer. Have



fun with it and drop us a line to let us know what you come up with.

Did You Miss Any of These Issues?

To order back issues, send \$3.25 (includes postage) to The Computer Journal, PO Box 1697, Kalispell, MT 59903. Allow 3 to 4 weeks for delivery

Volume 1, Number 1:

- The RS-232-C Serial Interface, Part One
- Telecomparing with the Apple]: Transferring Binary Files Beginner's Column Part One: Getting Started
- Build an "Epram"

Volume 1, Number 2:

- File Transfer Programs for CP/M
- The RS-232-C Serial Interface, Part Two
- · Build a Hardware Print Spooler, Part One:Background and Design
- A Review of Floppy Disk Formats
- Sending Morse Code With an Apple]
- · Beginner's Column, Part Two: Basic Concepts and Formulas in Electronics

Volume 1, Number 3:

- · Add an 8087 Math Chip to Your Dual Processor Board
- Build an A/D Converter for the Apple]
- ASCII Reference Chart
- Modems for Micros
- The CP/M Operating System
- . Build a Hardware Print Spooler, Part Two:Construction

Volume 1, Number 4:

· Optoelectronics, Part One: Detecting, Generating, and Using Light in Electronics

- Multi-user:An Introduction
- · Making the CP/M User Function More Useful
- · Build a Hardware Print Spooler, Part Three: Enhancements
- Beginner's Column, Part Three: Power Supply Design

Volume 2. Number 1:

- * Optoelectronics, Part Two: Practical Applications
- Multi-user: Multi-Processor Systems
- True RMS Measurements
- · Gemini-10X: Modifications to Allow both Serial and Parallel Operation

Volume 2, Number 2:

- · Build a High Resolution S-100 Graphics Board, Part One: Video Displays
- · System Integration, Part One: Selecting System Components
- · Optoelectronics, Part Three: Fiber Optics
- · Controlling DC Motors
- Multi-User: Local Area Networks
- DC Motor Applications

Volume 2, Number 3:

- Heuristic Search in Hi-Q
- · Build a High-Resolution S-100 Graphics Board. Part Two: Theory of Operation
- · Multi-user: Etherseries
- System Integration, Part Two: Disk Controllers and CP/M 2.2 System Generation

Multi-user

A Column by E.G. Brooner

CP/NET is Digital Research's answer to the networking problem. It is in some ways not a complete network (in fact, it is only the software for one), but it is probably the cheapest way for a clever computer user to "get into" networking. CP/NET can be thought of as an extension of CP/M and MP/M. It takes advantage of the existing features in these very popular operating systems. Using CP/NET is just like using either of its parent systems—all of the same commands are used along with a few new ones to take care of network communication tasks. Basing the network software on what is already there greatly simplifies the entire process.

The latest brochure listed the cost of the CP/NET software at around \$200 for each "workstation," which can be almost any micro equipment running CP/M. Actually, one station has to be MP/M equipped—there is no way around that restriction. And if only one station is so equipped, you really have something similar to a multiprocessor or a very good timesharing system. CP/NET becomes more "networklike" as more MP/M workstations are added.

In talking about other milti-user systems, especially networks, we have made mention of the centrally located disk and printer peripherals that can be accessed by the secondary users. In network terminology these "intelligent" devices are referred to as *servers*; i.e., disk servers and print servers. A server is usually a dedicated microcomputer handling the communication to and from the peripherals, or between the peripherals and the workstations.

In CP/NET, the server function is performed by part of the additional network software. The MP/M equipped micro, which must be part of any CP/NET, acts as a server for the rest of the network in addition to performing any other functions assigned to it. The MP/M equipped micro can accomodate up to a total of 16 users. If they are terminals, you have a time sharing system; if they are micros with their own processors, the system can be a network.

Let's take a look, first, at MP/M. A time sharing system would consist of one micro running MP/M and some number of terminals sharing its one CPU and its memory, as well as the peripherals. You might find that as you add more than the first two or three terminals, the speed of each user begins to suffer, especially if all of them are quite busy.

If you replace the terminals with individual complete micros, each running CP/M, the situation can be somewhat better. It will not be any better when they are working through or with the main computer, but if they were to disconnect themselves temporarily, they would have the ability to function independently. This is what happens in the simplest possible configuration of CP/NET. The replacement of terminals with complete computers is basically the dividing point between time sharing and networking. に潮

a salifi

()御

记簿

. 4

i:A

أألك

ie 🍓

. Å

14**8**

.4

粣

ألك . .

េត្

8**4**

树

Å.

24

فدد

綱

أهدر

胸

u.

稍

es)

63

13唐

At this point the CP/NET resembles its more sophisticated brethren in that the users are capable of working by themselves when not accessing the central peripherals. In an ordinary MP/M system, the additional users have to share the same CPU and memory system as well as the peripherals.

A CP/NET with only one shared MP/M server will display many desirable network features and lack some others such as a high speed communication system (communication is by way of ordinary I/O ports) or a sophisticated error-detection and correction capability. It can be favorably compared to a multi-processor system, since the users operate independently when not accessing the host system's facilities.

More network features appear when more than one of the workstations is equipped with an MP/M operating system rather than ordinary CP/M. Two or more such installations can access each others' peripherals, while communication between one MP/M and one CP/M station is more of a oneway operation. However, the communication in either case is at the inherently slow speed of an I/O serial port, and you might have to write or alter part of the software to have the kind of communication you really want.

How it Works

Knowing CP/NET's terminology is important in understanding the system. Any MP/M equipped machine (or machines) rate the title of master and the CP/M workstations are called *slaves*. This fairly well describes their relationship as far as sharing facilities is concerned.

Essential elements of any CP/M system are the BIOS (I/O system) and BDOS (disk operating system.) When we graduate to MP/M we find that the BIOS is replaced by an XIOS (eXtended I/O) to handle multiple users, and that the BDOS is augmented by an "eXtended" XBDOS. This is the part that handles the time sharing chores. Figure 1 shows the relationship of these elements to system memory and the rest of the MP/M system. The configuration shown here would permit several terminals to share the MP/M-equipped computer. An MP/M system would normally share a single computer with several terminals.

CP/NET allows the slave users to be complete computers rather than simply terminals—thus, they are spared from having to all share the same CPU. The CP/NET operating system is a logical extension of the elements just discussed. Figure 2 shows the added elements and their relative position in the CP/M system. One of these new elements is



the NDOS, or network system; another, the SNIOS is the slave I/O software.

Notice now that the application program communicates directly with the NDOS; this is shown in flowchart form in Figure 3. The NDOS "decides" whether a particualr system call should be routed to the resident BDOS (as it ordinarily would be) or to the network, via the SNIOS. If the user has addressed one of his local peripherals, the I/O is handled by his internal CP/M system. If he has addressed a remote device, the I/O is routed to the network and thus to its ultimate destination. The slave user operates independently of the MP/M master except when accessing its peripherals.

Using CP/NET

If you're familiar with CP/M you already know about the software linkage of "physical" and "logical" devices; these include the CON: or console, and the LST: or printer, among others. You also have available, in CP/M, several disk drive assignments. These various devices can be reassigned (within limits) by commands from the console.

CP/NET extends this capability. In CP/NET you can reassign some of the master's devices in a similar way. For example, NETWORK H: = C:(01) assigns disk drive H: of the master for use as drive C: by user number 1. Drive H: might be a single floppy or a segment of a shared hard disk. Similarly, a printer driven (served) by the master can be assigned to be the LST: device of one or more users. Following these assignments the user simply calls for drive C: or LST: just as he would if they were a physical part of his own installation. In a moment we'll look at how this is actually handled by the software.

The access of a master facility may not be instantaneous, because of the sharing that might be taking place. These delays, which hopefully will not be excessive, are handled by a "queuing" arrangement in the master's network software. User requests line up and wait their turn, if necessary.

Implementation

There is some software modification to be made whenever a new CP/NET is placed in service. User and device assignments have to be made, to name the most important task. These assignments are entered into the software and become part of *status tables*. These tables have to be accessed by the individual user operating systems, to guide the routing of communication from one point to another.

Another important software task is the automatic



construction of "messages," within which the actual data or command (being transmitted from-here-to-there) is only one section. The source and destination addresses and some other control information are also appended. Figure 4 outlines a typical CP/NET message. Remember that you don't have to put this message together — the system does it for you. The real "data," which may be just a CP/M command line, is all that the user has to provide.

You might also wish to have some sort of customized hardware interface at each machine to permit the use of a communication protocol other than what is a part of your "normal" I/O ports. None of this should be very terrifying to experienced persons, but neither can the installation be considered just a "plug it in, turn it on" kind of operation.

	Format Code	Destination Address	Source Address	Function Code	Data Length	Data
--	----------------	------------------------	-------------------	------------------	----------------	------

Figure 4

Evaluation

I must confess to having never used either MP/M or CP/NET, so this report is based on information released by Digital Research as well as reports found in other publications. It has been reported by others that implementing MP/M, either as a timesharing system or as part of CP/NET, is not a trivial task.

Based on my own experience with CP/M, and the general reputation of Digital's products, I would expect the system to be all that is claimed, and perhaps more. One expectations would be that current revisions might differ from, and be superior to, the original release. The price is attractive. I would expect that any CP/M compatible software would work with either MP/M or the network, which could be a valuable asset if you are already using such software.

My best guess is that "network" is stretching the term a bit if you compare this system to some of the more expensive ones such as Ethernet, but that it is a worthwhile compromise for the small-budget user of desktop computers. Because of rapid developments in networking technology, too, some of my source material might be obsolete by the time this column is printed. To be on the safe side, if you are interested, please research the matter in detail and make your own evaluation of whatever version is currently available.

For more information on MP/M and CP/NET, contact Digital Research Inc., Pacific Grove, CA 93950.

Build a High-Resolution S-100 Graphics Board Part Three: Construction

by Lance Rose, Technical Editor

In the first two parts of this series, we described what is needed to display a video image, and discussed the present circuit in depth—now it's time to get down to the actual construction details.

Figure 1 shows a photograph of the front side of the graphics board. Figure 2 shows a view of the back side which should help suggest some wire routings. These are not all that critical and if you prefer a different routing, go ahead and use it. Figure 3 is a drawing of the front side of the circuit board identifying each of the ICs on it along with the pin #1 locations.

The first obvious thing is that there are plenty of chips to find a place for, so there is no wasted space. Although the layout shown here is not the only possible one, I did experiment with several other variations and this one came out on top. The rationale behind the layout is as follows: The state ROMs and clock oscillator are all located near each other to minimize long connections. Most of the small LSTTL chips are also placed to minimize long connections and reduce clutter. The crystal is mounted near the top of the board to facilitate changing. Although this probably won't be a factor for you, during development I tried a couple of different crystals and wanted to be able to access it easily. Also, the crystal is mounted in a piece of socket cut from a DIP wire-wrap socket. This can be done with a small hacksaw or coping saw. Alternatively, you can solder it in if you're sure you won't have to change it. Personally, I am a fan of flexibility.

The DIP switch for address selection is also at the top of the board where it can be reached when the board is in the card cage. Once again, if you know you'll be setting the switches once and never again, you can move it down. You can even go further and eliminate the switch and wire wrap the inputs to the open-collector NOR gates to either + 5V or ground. It saves one IC position but makes changing the address a bit of work.

All the bus interface chips are mounted near the bottom



of the board (near the bus, naturally). The address decoders and some of the other chips are in something of a compromise location. Since the RAM chips take up a lot of space, choosing a layout for them took quite a while. I tried layouts with the 24-pin sockets in a horizontal position but they didn't work out as efficiently. 5 🗿

1)清

1

- 18

99 **(**)

- 0

11

1

ka 🛉

ر الان

If you have had some experience in board layout or just want to strike out on your own, by all means do so. There may be other layouts that are a hair better but I think most of you will be quite satisfied with this one.

You can see that the TO-3 type regulator takes up some room, but I'm a believer in adequate power supplies. I wouldn't feel good about using only a single TO-220 5-volt regulator even though on paper it has the same current capacity as the larger metal one. And two of the TO-220s take up as much space as one of the TO-3s when you include heat sinks for them, so....

The complete parts lists for the board is found in Table 1. As I stated in Part I of this series, you should be able to buy all the parts for around \$200, or even a bit less since the price of 6116 RAM chips has come down a little since I bought mine. If you were to try using soldertail sockets instead of wire-wrap and solder all the connections, the price would be even lower. However, being conservative, I wouldn't recommend that approach.

The basis of any layout you choose is, of course, the prototype board itself. There are a number of these to choose from. Some have pre-etched traces for power and ground, some have one pre-etched pad per hole, some have only an area for a voltage regulator (usually a TO-220) and some have nothing at all but the holes. The problem with any of those that have traces or pads laid out on them is that most of them assume you'll be using only 14 and 16-pin IC packages. Designs with a lot of 24-pin sockets don't seem to be able to take as much advantage of these pre-etched prototype boards. The good thing about them is that they usually have heavy traces for running power and ground





connections.

I normally use the completely blank boards, not just because they are the least expensive but because they offer the most flexibility in layout. Using one of these does require that you pay due attention to providing adequate power and ground "busses". A single strand of 30 gauge wire-wrap wire is a bit marginal in my experience. All power and ground leads should be doubled if at all possible. Alternatively, you can use some heavier wire for the power and ground leads and connect all the sockets to these busses with short lengths of 30-gauge wire. This approach is probably the best but requires more soldering, at least until you get the power and ground leads laid out. If you choose to distribute power and ground with wire-wrap wire, try to lay them out in a grid pattern to approximate a ground plane.

Another thing to watch is bypass capacitors. Be sure to use enough here. There are a lot of high-frequency signals running around, and one bypass cap per chip is not too much. This can be stretched a little in the RAM portion of the board since CMOS is more tolerant of noise. The RAM chips are crammed together pretty tightly and you might not be able to fit one in for each chip.

Before beginning the actual construction, let me warn you about the 24-pin sockets. Some brands are sized such that they can be placed side-by-side on a board with no blank rows of holes between them. Others require a small gap. You'll have to obtain the former kind in order to get everything to fit on this board. I got mine from Jameco, but I'm sure they are available from other sources as well. These particular ones have a "CA" stamped on the top of the socket. I don't know if this is the brand name or not, but if you order sockets remotely, be sure to ask for ones that will fit side-by-side. This only applies to the 24-pin sockets. With the others, there is always at least one row's spacing between them.

As a general procedure, I think it's best to begin by mounting the voltage regulator and tantalum electrolytics along with the connections to the S-100 8-volt and ground fingers. At the same time, you can do any other mechanical work necessary with a drill or file. The RCA phono jack shown here is mounted on a small L-bracket that has been drilled out to size. If you use a different type of connecter, do the appropriate work here so that when you get the sockets on the board you won't have to be drilling, sawing,



filing and sanding around them.

With a hefty TO-3 regulator you can afford to use one of the low-profile heat sinks. This will make it easier to get the finished board into your card cage. Once this is done, you can plug the board in and check out the regulator for proper voltage.

Following this, my own habit is to place all the sockets on the board and fasten them down by connecting the power and ground leads to them. At the same time I solder in the bypass caps. Powering up at this point will detect any shorted caps and it will be easier to find them without all the signal leads running around the board.

Perhaps I ought to say a word or two about color coding. I've seen projects built with only a single color of wire-wrap wire but debugging has to be more difficult that way. Even if all you have nearby is a Radio Shack store, you can still get 4 different colors - red, blue, yellow and white. If you're willing to mail order, you can get about another 4 or 5 colors. That may be going overboard. I usually use red for power supply, blue for ground, yellow for address lines and white for data and signal lines (actually five colors would be just right). This is just a personal preference on my part and if you would rather use all one color, by all means go ahead. As long as you can find your way around the board, that's all that matters.

After all the sockets are located on the board you can go ahead and start connecting the signal leads. The suggested order of wiring is as follows.

First wire the oscillator circuit, which includes the 7404, the crystal, and the necessary resistors and capacitor. You can then power up and check for oscillation. You should be able to detect this with a reasonably good scope or logic probe. Once oscillation is verified, the next section to wire is the state machine. This includes the 2732 EPROMs, all the 74LS193 counters, and two of the 74LS393s - U8 and U9, and the 74LS174.

If you are going to program your own EPROMs, the program listing in Figure 5 is the one to use. It requires the use of either Digital Research's MAC^{\oplus} macro assembler or a recent version of Microsoft's M80 assembler. If you don't have either one of these or can't get access to one, you can either rewrite the program in BASIC or order a set of ROMs from *The Computer Journal*. The price is \$25 per pair preprogrammed. If you have the facilities for programming and would like a machine-readable copy of the program, we can provide one on 8" single density CP/M for \$15. This also includes the test program and sample use program whose listings appear in Figures 6 and 7 here. We may also be able to provide some 5.25" formats but you'll have to check with us and see if it's one that we can make.

Once this is done and you have either programmed your own EPROMs or obtained them from us, you can plug the board in and look at the outputs of the 74LS174 to see if the timing is about what you would expect. This would mean blanking and sync outputs at approximately the horizontal sweep frequency and RAM counter reset (pin 15) once every 1/60 second. If these outputs look about right, the state machine is probably working fine.

Next go ahead and wire up the 74LS165 shift register and any necessary gates associated with it. Wire the transistor and the rest of the output circuit as well. Although I used a 2N5450 transistor in my version, it was mostly because I happened to have a bunch of them in my junk box. Almost any small-signal transistor with a decent gain and bandwidth should work, so try using what you have handy.

You can now connect the board to your video monitor for further troubleshooting. With the power on, the video screen should display a uniform bright raster with no tearing or lack of synchronization. If you can't get the image to lock in with the monitor's horizontal and vertical hold controls, something is out of whack. Try looking at the composite video output with an oscilloscope. The waveform should appear much as in Figure 2 in Part I of this series. Check both voltage levels and timing. The signal level can be off quite a bit and still work by adjusting the brightness and contrast accordingly, but the timing should be very close. If it isn't, stop and check all connections in the timing

circuit U3-U5 as well as the state ROM address counters U8 and U9. Also check the dot clock and byte clock outputs for proper frequency.

Once you get a display that will lock in on the screen, go ahead and, using a clip lead, ground each of the parallel data inputs to the 74LS165 in turn. This should result in a series of thin, dark vertical lines in the bright field. Grounding two adjacent data inputs will produce wider dark lines. If this is what you get, so far so good.

Next try wiring up the local RAM address counters U16 and U17, buffers U18 and U19 and any necessary gates that go with them. Wire up at least one of the 6116 sockets, preferably one adjoining U18 or U19. This will let you display information from the video RAM without having to have all the sockets wired. You should also wire up the address decoders U27, U28 and U29a and U20d, but only connect the chip select line for the one RAM socket you have in at the present. You'll also need U14b and U12d (you can leave pin 9 on the latter open for now).

On powering up you should get an all-white (green) display except for a small area where the single 6116 is. In that area the screen should show random dots both on and off. In all likelihood, the pattern will be somewhat regular and probably look like alternating white and black bars about 8 dots wide each. This is simply due to the power-up characteristics of the 6116 and has no other significance. There will be a few random areas anyway. If you don't get alternating bands, don't worry. The important thing is to identify at least a few features attributable to random bits.

If things are working here, you're over the hump. Go ahead and make the connections for all the bus interface logic. This means wire everything else except the remaining





闷



RAM chips. Also, put in the DIP switch if you're going to use one. If you like you can place it in a socket, as I did. Double check all but the remaining RAM connections and you're ready for an actual test.

Plug the board into your bus and power up. Of course if your machine won't operate at this point, you have a problem. Most likely you made a connection to a wrong bus pin or accidentally grounded a bus line or something of that nature. I have found that about 90% of all errors in prototype circuits can be found by visual inspection, checking the wiring against the schematic. Another thing you should be checking on a regular basis here is the output from the regulator. If it is more than about a quarter of a volt off, you probably should try another regulator.

After you get the board in and the machine running, the easiest way to check the board out is from BASIC. The general procedure for writing a byte to the video RAM is as follows:(Assume the board is addressed at locations 100, 101, 102 decimal)

(1) Output the low byte of the desired video RAM address to port 100.

(2) Output the high byte of the desired video RAM address to port 101.

(3) Output the desired data byte to be placed in video RAM to port 102.

You should be able to tell what addresses are active by which RAM socket you wired up. Outputting a byte of 0 will make a dark line 8 dots wide appear at that location. A byte of 255 will make a bright line of the same size. Intermediate values will turn on or off all other possible combinations. If it doesn't appear to work right away here, double check to see that the single RAM chip you have wired up is at the address you think it is. If you're not sure, you can always go ahead and wire up all the rest of the RAM sockets and install the chips. However, that's a lot of connections and if you know you already have a working board and just have to mechanically run the wires, it seems to be psychologically easier.

If you just can't get any effect from trying to write into the video RAM, you'll need a logic probe to do some tracing. Check for the WE* pulse on pin 21 of the RAM during the write operation. If you think it will help, you can disable the arbitration circuitry and allow constant access to the video RAM from the bus by temporarily removing the wires from pins 10 and 12 of U10 and grounding them. This should constantly select the bus address latches as the address generators for the RAM chips. Just don't forget to change this back after you find the problem. Make sure that U18 and U19 are not being enabled at the same time as U21 and U22. Check for the usual things like bent-under pins on

C1	220 pf ceramic disk
C2	470 pf ceramic disk
C3.C4	4.7 uf/25V tantalum electrolytic
C5-CD	0.1 uf ceramic disk (bypass)
es en	our ar ceramic disk (bypass)
J1	RCA phono jack
	her prono juck
01	2N5450 or equivalent
R1.R2	470 ohm. 1/4 watt
P 3	100 ohm 3/4 watt
D 4	230 obm = 1/4 watt
R5, R6	150 Ohm, 1/4 watt
R7-R14	2.2 kohm, 1/4 watt
	• · · · · · · · ·
S1-S/	7-position DIP switch
	7464
01	/404 hex inverter
02-05	74LS193 presettable binary counter
U6, U7	2732 4Kx8 EPROM
U8,U9,U16,U17	74LS393 dual binary counter
U10	74LS174 hex D flip-flop
110	74LS165 shift register
U12	74LS02 quad NOR gate
U13	74LS32 guad OR gate
U14	74LS08 guad AND gate
U15	7406 hex driver, open collector
U18,U19,U23,U24	74LS244 octal buffer
U20	74LSOO quad NAND gate
U21,U22	74LS374 Octal D flip-flop, 3-state
U25,U26	74LS266 quad exclusive NOR, open collector
U27,U28	74LS138 one of eight decoder
U29	74LS139 dual one of four decoder
U30-U 48	6116-4 2Kx8 CMOS RAM
VR1	7805K 5 volt regulator, TO-3
*1	IO MAZ CIYSTAL
	Table 1: Ports List
	IGUNG I. PAILS LISU

chips, bad chips (very unlikely) or wiring errors (much more likely). It's hard to give specific instructions here since there are so many variations. As I said above, most of my own errors have been due to accidentally leaving a connection out or making it to the wrong pin. When you're staring at about a thousand pins upside down and backwards, it's not too hard to do.

After debugging the write portion, try reading the byte back. You can skip steps 1 and 2 above if you're accessing the same location. For step 3, input a byte from port 102 and see if it's the same as what you output. If not, use similar debugging techniques on the read portion of the bus interface logic. Note here that you can do either 1 or 2 above without the other. You only need to change the portion of the address that is different from the last address accessed.

The final step, once the board is working with a single chip, is to add the other RAMs. It just takes some time. With all the RAM chips plugged in, you're ready for final checkout. A simple test program in Microsoft BASIC is shown in Figure 6. It writes random bytes to random screen locations and then attempts to read them back. Make sure the DIP switch on the board is set for 100 decimal (64H) or else change the port numbers in the test program to coincide with what you have the switches set for. If an error is detected, the program reports it. When the program is running the screen should display a speckled random pattern that changes slowly, one speckle at a time. No hash should be seen in the display at all. If there is hash, suspect the interlock circuit that is supposed to keep the processor waiting during scan lines. Also check the wait state circuitry on the CPU board to make sure it's functioning properly. Most newer memories don't require any wait states so yours

	F	igure 5: Progra	am for T.V. signal ROMs.	; REPT DB	5 BOPLSE-)	:Equalizing pulses
;	2732 RO	H program to gene	rate TV waveforms	DB	LINE/2-EOPLSE-1	AND OFFH
;	Version	r I/O -mapped grap of 2/3/84	blcs board	DB DB	EOPLSE~1 LINE/2-EOPLSE~1	:Balf equalizing line ANC OPFR
BLANK	EQU	00000100B	Generate blanking level	i I		
COUNT	EQU	00001000B 00010000B	;Generate sync level ;Count up RAM pointer with dot clock	; High C	YTE ROM	
WAIT DISABL	ROU	88188882B	Generate wait state	REPT	TOP/2	Blanked lines at top of first field
LOCI	EQL	61160662E	;Maintain walt state and disable MWRITE ;Keep walt, MWRITE disabled, use RAM pointer	DH	BLANK	
RESET	EQU	100000008	Reset RAM pointer	DB	BLANK	
VERT	EQU	488	Scan lines in view area	DB	BLANK	
LINE	EQU	1016 60	Dots in line	E B	BLANK BLANK	
LEFT	SET	174	;Dots in left border	ENDM		
HOR1Z RIGHT	SET SET	648 122	;Dots in view area :Dots in right border	; 108	BLANK+SYNC	Winchle light in first field
EOPLSE	EQU	40	Dots in equalizing pulse	DB	BLANK	The second secon
WRTOPP	ECU	16	;Dots to finish current access ;Dots to turn off MMRITE	DB	BLANK+WAIT BLANK+DISABL	
SWITCH	EQU	10	Dots to change multiplexer inputs	DB	BLANK+LOCL	
;				1.6	DUCI+(HORIZ-I)/2	256
1	Low byt	ROM		C H	BLANK	
;	85.07	Ton ()	· Black-d Maria and a state of the	REPT	VERT/2-1	
	DB	HSYNC-1	planked lines at top of first field	DВ	BLANK	
	DB	LEPT-1 HOL17/4-1		19 F8	BLANF+WAIT PLANK+DISARI	
	DB	HOP12/4-1		DB	BLANK+LOCL	
	DB DB	HOR12/4-1 HOR12/4-1		LB CB	BLANK+DISABL	256
	DB	RIGHT-1		DB	ELANK	
;	LNOH			;		
	REPT	VERT/2	;Visible lines in first field	08 DB	BLANK+SYNC BLANK+(IINP/2-H	:Blanked half line
	DB	LEPT-PINISH-WRTC	PP-SWITCH-1	:		
	ГВ D B	FINISH-1 WRTOFF-1		REPT CB	6 BLANF +SYNC	:Equalizing pulses
	DВ	SWITCH-1		DB	BLANK+(LINE/2-E	DPLSE-1)/256
	DB	HORIZ-1 AND OFPH		ENDM		
	DB	PIGHT-SWITCH-1		REPT	€.	;Vertical retrace
	ENDM			CB	BLANK+SYNC+(LINI	E/2-HSYNC-1)/256
;	DB	HSYNC-1	Blanked half line	EN DH	BLANK	
	DB	LINE/2-HSYNC-1 A	NI OFFH	;	5	.Prostanian pulsan
;	REPT	£	:Equalizing pulses	DB	BLANK+SYNC	Equalizing purses
	DB DB	EOPLSE-1 LINE/2-FOPLSE-1	AND OFFH	DB ENDM	BLANK+(LINE/2-EC	2PLSE-1) / 256
	ENDM			CB CD	BLANK+SYNC	:Pull equalizing line
;	REPT	6	:Vertical retrace	;	BLANK+RESET+(LI	NE-EQPLSE-1 // 256
	DB DB	LINE/2-HSYNC-1 A HSYNC-1	NE ØFFH	RE PT DB	TOP/2 BLANK+SYNC	Blanked lines at top of second field
	ENDM	ind fact in		PB	BLANK	There of the set they
:	REPT	<u>r</u>	: Equalizing pulses	СВ С В	BLANK ELANK	
	DB	EOPLSE - 1	AND REPU	DP	BLANK	
	ENDM			CB	BLANK	
	DB	LINE-ECPLSE-1 AN	Proli equalizing line D ØFFH	ENDR:		
7	REPT	TOP/2	Planked lines at top of second finia	REPT	VERT/2	Visible lines in second field
	DB	HSYNC-1	teronxed lines at top of second field	DB	BLANE+SYNC+COUNT BLANE	r
	DB	LEPT-1 HOR1Z/4-1		ГВ ГВ	PLANK+WAIT BLANK+DISABI	
	DB	HORIZ/4-1		81	BLANK+LOCI	
	DB	HORIZ/4-1		DB	LOCL+(HOR1Z-1)/) BLANK+CISABL	256
	ENDM	RIGHT-1		DB	BLANK	
;	REPT	VERT/2	-Vitible lines in second field	;		
	DB	RSYNC-1		DB	BLANF +SYNC	:Equalizing purses
	DP	CEPT-FINISH-WRTO FINISH-1	rr-Switch-1	D1B EDIDM	BLANK+ILINE/2-EC	DPLSE-1 }/256
	DB DB	WRTOFF-1 SWITCH-1		;		
	DB	HORIZ-1 AND OFFH		DB	BLANK+SYNC+(LIN	;vercical retrace 2/2-HSYNC-1)/256
	DB	SWITCH-1 RIGHT-SWITCH-1		DB EN DH	BLANK	
	EN DIM			;	5	
•	REPT	6 5001 of 1	:Equalizing pulses	DB	BLANF +SYNC	Equalizing pulses
	DB	LUPLSE-1 LINE/2-EOPLSE-1 J	AND OFFR	UB BUDH	BLANK+(LINE/2-EC	PLSE~1)/256
	EN DM		,	DB	BLANK+SYNC	;Half equalizing line
•	REPT	6	;Vertical retrace	;	DLANF * KESET + { L1}	xe/2-cu+LSt-1)/200
	DB DB	LINE/2-HSYNC-1 A HSYNC-1	ND ØFFB	; END		
	ENDH					

may not be working and you won't have known it. If every byte comes back an error, something is wrong in the read portion of the bus interface logic. Check wiring. If only occasional errors occur, check for good grounding and power connections. Also, make sure there are enough 0.1uf bypass caps.

When the board passes the GTEST program, you can then try out the sample plotting program included here in Figure 7, also in Microsoft BASIC (but easily convertible to another BASIC). A screen menu lets you choose a variety of functions to test the board. The scale is assumed to be linear in both directions and the left, right, upper and lower limits can be changed with the "Set Limits" option. After that you can set an individual point, draw a straight line, an arc or a sine curve (arguments in degrees).

い精

c 🛋

标覆

58**0**

1.4

C.))

. Å

i 🖣

n di

Ξħ,

84

88

.

編

n i

14

ù

-

The program is designed mostly for fooling around and as an example of how to use the facilities of the graphics board. The painful slowness of BASIC is amply evident here. Any truly useful graphics programs simply must be written in assembly language to operate with any kind of reasonable speed. Compiled BASIC or FORTRAN are improvements but still not as good as assembly. If you aren't doing at least some assembly language programming yet, this may be the impetus you need.

Figure 6: BASIC test program.

1000 A-1MT(383991*RND) 1018 OUT 100,A-1NT(A/256)*256 1020 OUT 101,1NT(A/256) 1020 OUT 101,1NT(A/256) 1030 Ct-250*RNC MOR 256 1040 OUT 102,D1:2t-1NP(102) 1050 A5+HEXS(A) 1050 IF DI-EL THEN 1000 1060 D5+HEXS(D1):F LEN(D5)+1 THEN D5+*0*+05 1060 D5+HEXS(D1):F LEN(D5)+1 THEN D5+*0*+05 1060 D5+HEXS(D1):F LEN(D5)+1 THEN D5+*0*+05 1060 D5+HEXS(D1):F LEN(D5)+1 THEN E5**0*+05 1060 D5+HEXS(D1):F LEN(D5)+1 THEN E5**0*+05 1060 D5+HEXS(D1):F LEN(D5)+1 THEN E5**0*+05 1060 D5+HEXS(D1):F LEN(D5)+1 THEN D5**0*+05 1060 D5++05 1070 D5+

Figure 7: BASIC program to draw some shapes with the board. If the Period Period Part Addresses If the Period Pe

If you have gone this far and actually built the board, you probably had some ideas of what you wanted to use it for. Some of the things I wanted to do were to plot 3dimensional figures, plot orbital data from my astronomy programs, generate Fourier waveforms and use it to display alphanumeric data in any one of a number of character fonts. Since the board is programmable on the dot level, you can make up characters in any shape you like (APL, Chinese, Arabic, Hebrew, Greek, etc.) You can do proportional spacing. You can plot in rectangular or polar coordinates. Its uses are limited only by your imagination.

Although this concludes the series of construction articles on this board, there may be other articles on specific applications in the future if interest warrants it. We'd like to hear your views on it. If you build the board, we'd also like to hear your difficulties, if any, and your reactions to the completed product.

MicroMotion MasterFORTH

It's here — the next generation of MicroMotion Forth.

- Meets all provisions, extensions and experimental proposals of the FORTH-83 International Standard.
- Uses the host operating system file structure (APPLE DOS 3.3 & CP/M 2.x).
- Built-in micro-assembler with numeric local labels.
- A full screen editor is provided which includes 16 x 64 format, can push & pop more than one line, user definable controls, upper/lower case keyboard entry, A COPY utility moves screens within & between lines, line stack, redefinable control keys, and search & replace commands.
- Includes all file primitives described in Kernigan and Plauger's Software Tools.
- The input and output streams are fully redirectable.
- The editor, assembler and screen copy utilities are provided as relocatable object modules. They are brought into the dictionary on demand and may be released with a single command.
- Many key nucleus commands are vectored. Error handling, number parsing, keyboard translation and so on can be redefined as needed by user programs. They are automatically returned to their previous definitions when the program is forgotten.
- The string-handling package is the finest and most complete available.
- A listing of the nucleus is provided as part of the documentation.
- The language implementation exactly matches the one described in <u>FORTH TOOLS</u>, by Anderson & Tracy. This 200 page tutorial and reference manual is included with MasterFORTH.
- Floating Point & HIRES options available.
- Available for APPLE II/II+/IIe & CP/M 2.x users.
- MasterFORTH \$100.00. FP & HIRES \$40.00 each (less 25% for FP & HIRES).
- Publications
 - FORTH TOOLS \$20.00
 - 83 International Standard \$15.00
 - FORTH-83 Source Listing 6502, 8080, 8086 \$20.00 each.





SYSTEM INTEGRATION

Part Three: CP/M 3.0

by Bill Kibler

In the first part of this series, we discussed factors to keep in mind when choosing components for system integration. In part two we looked at how SDSystems Versafloppy II was set up to run CP/M 2.2. I hope that most readers will have at least a 2.2 system running at this stage. If you have not yet used a 2.2 system, a complete reading of this article and other books will be necessary before considering CP/M 3.0. To help the novice and weekend hacker, let's first review what a 2.2 system does.

CP/M 2.2

CP/M is the interface between the hardware of your individual system and the generic types of software you will run. This program, known as an operating system, provides standard interfaces in two directions, one to transient programs and one to fixed hardware. CP/M advanced through many variations and stabilized for some time at version 2.2. This version is intended to run on an 8080 or Z80 CPU with 64K of memory, using fixed peripherals for I/O. An assembler, a debugger, an editor, and several other utilities are provided with the purchase of CP/M. This entire operating system makes it possible to change, modify, and generate new operating systems, in addition to running purchased programs with few problems.

The ins and outs of 2.2 are well known, and for those looking for more knowledge, your local computer store has many books on the subject. 2.2's structure is extremely straightforward. The relationship between the three modules that make up the program are fairly easy to explain. The CCP is the command processor and handles communications with the operator while in the system mode (not running any generic programs). The BDOS (basic disk operating system) is the next module, and does most of the work. It works with running programs by the use of function calls. The function calls are separate routines that together form the BDOS and allow canned programs to operate on different hardware. The BDOS takes a function call and talks to the next module, the BIOS (basic in/out system) as many times as necessary to make the hardware perform the requested function.

2.2 has been around for so long now that other products are available that can enhance or replace all or portions of CP/M. With the books and software base available, this operating system has little equal and allows me to recommend it without question as the choice of hackers. However, like most manufacturers, DRI (Digital Research Inc.) felt that an improved version of CP/M that incorporated most of the enhancements would allow them to take back control of their product. An improved version would also present an opportunity to work out the incompatibilities between 2.2 and DRI's multiuser operating system, MP/M. The cost of memory has decreased in quantum leaps, reducing the expense of having more than 64K, and a system was needed that could make use of this cheap memory. So CP/M 3.0 was born.

CP/M 3.0

CP/M 3.0 or "PLUS," as it is sometimes called, is little different from 2.2. It is still the operating interface between the hardware and software, but with some new wrinkles. Memory can now be in multiple banks, outputs from programs can be changed or redirected, additions to the operating system can be created and tacked on, there are help programs and command line editing, and lastly, the system is supposed to be faster. What has been lost is a simple BIOS program and a lot of disk space. Although the gains may seem to outweigh the losses, closer investigation is needed.

To utilize CP/M 3.0 more fully you will need more than one bank of memory. In the non-banked mode most of the enhancements are lost, as well as part of the transient program area (TPA). Current programs require up to 56K of temporary program RAM to run, and the non-banked TPA of 50 or 51K may not work. Once the BIOS has been generated for banked operation the TPA expands to over 60K, which can be more than most 2.2 versions. The extra banks contain the larger BDOS, a copy of the CCP program (3.0 CCP is a transient program and not resident like 2.2), and data buffers. Higher operating speeds are possible for programs that use high disk access by locating the most highly and currently used sectors in the disk buffers (other banks). These buffers are assigned and managed by the BDOS and are not controlled in any way by the operator.

Inputs and outputs are normally assigned through fixed BIOS definitions or routines. In 3.0, tables of I/O types and requirements are maintained, which allow the system configuration to be changed without rewritting the BIOS. This operator freedom of choice is made at the expense of memory (banked RAM) and speed (the whole table is scanned for each output of a character). 2.2 has an I/O byte that has now been expanded to several bytes to take into consideration the different possible ways of redirecting the data flow. A new program type, the RSX module, has been added. This program technique is helpful for those who want to add some special function that the BDOS doesn't currently support. The new module is put below the BDOS and the inputs to the BDOS are redirected through it. In 2.2 this was not possible except for enhancements to the BIOS routines as is done in RAM DRIVE modifications.

The banked version allows the command line to be edited

instead of completely rewritten as is necessary with 2.2. This is made possible by larger command line buffers and the addition of more control functions to the CCP. HELP programs, although listed as a feature, are really not much more than the CPMUG or SIG/M version of HELP.COM. This disk program has help files that explain parts of the operating system's syntax usage. The help files are usually one line statements which tell what form the command must take to do the named function. These HELPs are in no way to be considered "tutorials," but are simply quick reference "cards." As for speed, the system can take longer to boot (it must load more information in different banks) but once booted, should require less disk access (the slowest part of the operation) and result in faster operations. The controlling factor, however, is still the speed of disk reading and writing, - if the information is not in a disk buffer area, it must be loaded into a buffer and then into the TPA. Depending on the type and nature of the programs, this buffering can be faster than 2.2. Also, for warm boots, the CCP is reloaded from a bank and not from the disk as is done in 2.2.

The Implementation

With the brief introduction out of the way, it is now time to "bite the bullet" and get to the "how-to" part. A word of caution is needed for those who found the previous discussions somewhat confusing: don't try to implement 3.0-buy it already done or get 2.2 first. Writing a banked BIOS and deciphering the DRI manuals is not for the novice programmer. In November of 1983, DRI changed its support policy to match that of most other big time software houses, mainly, no FREE support. They now charge a \$250 yearly subscription fee to get in-depth information on their programs. Anything not covered in their manuals (and there is a lot not covered) must be explained through your own efforts or by a member of the subscription service.

The first confusing topic is the many subroutines (see the listing for what is on DRI's disk). CP/M 3.0 is composed of many macro files (these are short assembly listings) that will be linked together to form the complete program. To make for those doing the things worse SDSystems implementation, they have their own version of these same programs for their hardware. SD's hardware is the SBC 300, and unfortunately, their programs are so hardware dependent that they are useless to anyone who does not own the defined hardware. The absence of the ASM files of the FLPDRVR and MOVE routines add to the problem. What this leaves for the programmer is the original DRI files and the disk controller routines from the SD VFII manual for generating a running system. On closer examination, I have found that the DRI files, with modifications, are a good source for a running system. Time has not permitted me to fully explore the use of DRI's files directly, but those who feel lost should consider starting there. I did use the BIOSKRNL and the 2.2 BIOS routines as the disk file, and was able to make it work in a non-banked mode. The manual indicates that a 3.0 BIOS can be made from a 2.2 BIOS, but it also says that two modules are supposed to be the root modules and should not be changed. A 2.2 BIOS will work for a non-banked system with some major changes, and the root BIOS is the starting point for the banked version. The SCB module adds more trouble due to the equates and vagueness. This macro has an equate of 0FE00 hex, which would make you think that this is the exact address it will end up at. Wrong. Hidden in one line of the GENCPM discussion is a statement which points out that GENCPM will relocate "FE" locations into the BDOS and link the other references to them. If you check after GENCPMing, you will find this list of values located directly before the beginning of the BIOS (the last bytes of the BDOS).

沙槽

فغهر

i:

, *4*

起機

. đ

9**.**

. غر

HQ.

.

1

5-1**4**

网

100

ı.i

6

a.

襕

sai

編

ыİ

׹

ыİ

费

畏

While covering linking of modules, you ahould check the listing; I have shown the terminal dialog for the necessary generations. CPMLDR is the program that loads the system. as it is a separate file listed in the directory. The BIOS portion needed for CPMLDR can be the same BIOS as used in the full system, just take care that BOOT is a RETurn if all the initialization has been done. The order of events is not well explained in the manual, but the loader will call the boot entry of the LDRBIOS first, then start loading and displaying data. While debugging my BIOS, I used the print message routine to help tell me at what point it would go into never-never land. The use of statements like "now reloading CCP" would tell me that I was in the warm boot routine and not the cold boot. Make it a point to read the discussion of "debugging CP/M" in the "systems guide," and thoroughly review the programmer's guide. Many of the necessary facts are spread out over many headings and books, making it hard to keep track of them.

In last month's article I listed a BIOS routine and mentioned a similar one in SIG/M 26. Both of these 2.2 BIOSs will use the addresses shown for storing disk data (these are the original addresses chosen by SD in DDBIOS listing). These addresses are in the page 0 area, 040 hex to 07F hex, and must be the same in all three programs (monitor, BOOT, BIOS). Two problems of 3.0 demand that they be relocated; first, 050 hex is the location of several file control blocks. Banked operation will require that certain stacks, buffers and disk values be located in the fixed portion of memory. These locations can be above the PROM when it is located at F00h or just below it if an F800h PROM is chosen. GENCPM asks for the last free space of memory, so any location could be used and GENCPM will move the system to it.

The fixed memory locations will cause some problems because the write and read routines would normally get their data from the SCB files (which are public) and not from the memory locations that SD uses. For PROMS that have been written before understanding this problem, new routines will be needed to read the SCB data and then fill the monitor's buffer location for that data. A lot of these special problems arise from trying to keep the PROM in memory and fit CP/M around those parameters. Using a parallel port to turn the PROM on and off could make life simpler. Here's how; simply modify the boot loader routine so that the BIOS is complete and used for all operations (don't call any PROM entries—include the disk portion in the BIOS). Now make the BOOT routine output to your port and turn off the PROM. The RETurn instruction jumps back to the CP/M 3.0 loader which loads the system file into upper memory. A master reset will always put you into the monitor if reset forces the parallel port back to the normal state. These steps will also solve the problem of clashing memory usage by removing the PROM and allowing buffers to be in the BIOS. However, any of SD's older programs that called the PROM BIOS entry points directly (format) will not work.

It can be rather hard to determine what procedure to follow first in setting up the system. If using DRI's programs, an attempt to bring up the banked unit first may not be too foolish. Non-banked operation with the PROM will be easier through the simpler routines (calls to PROM) but will be more confusing due to memory conflicts. A nonbanked non-PROM system will require more programming, and will also demand that the PROM phantom operation be set up. For system integrators this is normal; considerable time must be spent deciding on the trade-offs of system configurations. Try and understand your limits in both time and skill, and study what must be done. After examining the problems at length, experiment with several of the solutions to discover further problems that you may have missed. The SCB relationship is one that is hard to understand, and is just the kind of problem that haunts beginning programmers. I found the DRI information on the SCB to be rather short and confusing. It is not clear whether the source of data is the SCB or the called routines in the BIOS. I believe it to be the latter with the SCB used as a reference data source.

Relations and Assemblers

The relationship between modules is confusing at first, and will require several practice assemblies. First, assemble a new BIOS unit. Using RMAC (A > RMAC BIOS.ASM), find any errors and correct them. Next, assemble the modules (if there are any) and link them. Remember that the order of linking is controlled by the order of the entry line. In other words, if BOOT is listed before BIOS, it becomes the main program instead of BIOS (as it should be). Generally speaking, only the major program need be first. The others are called from the main and need not be in any order after that, except that the SCB is usually last (and must be a separate file for GENCPM to link properly). Check the listing for more information on this topic. Public and external items need to be marked as such and declared in the beginning of the file. To find out if a declaration was missed, assemble the file and then link it; undeclared items will be shown as errors in the linking and will send you looking for them. It is best to use many short routines in programming, as it is easier to link routines than to handle excessively large files. At first, however, and if the shorter BIOS that calls the PROM is used, the simplest method may be to include the needed routines with a word processor. To boot from a 2.2 system, a CPMLDR.COM file is used. This is called like any COM file and will then load the CP/M system files into memory. Later, the LDR files are put on system tracks and called through the monitor boot command. The

loader will need to be linked with an [L100] option to make a COM file for use at 100h. The BIOS is linked with the BOOT and SCB (CHARIO, FLPDRVR and others if needed) using the [B] switch to form an SPR file. This file will then be linked again by GENCPM to form the system files. The symbols or links that are established between the BDOS and the BIOS are not shown (normally a printed statement is displayed after linking).

The procedure will be to write or change the BIOS, assemble it, link it, GENCPM, run CPMLDR, and then test it. Once a working CPMLDR is obtained, it can be used ever after, even though the BIOS may have many major changes. The system files contain a header entry that instructs the loader where to put the system. At this point it is up to you to keep at it until the system works.

Review

These three articles are in no way a complete discussion of system integration or of what it takes to make advanced programmers out of novice hackers. I started out trying to cover it all, only to find that "all" would take many books. To even summarize what I have learned about the system and CP/M 3.0 is difficult. Documentation is still the most important aspect of any system. DRI has improved their documentation somewhat. Since I had not paid the \$250 for professional help, I was unable to uncover all of the relationships within CP/M 3.0. I leave some of that for the reader, both as a challenge, and as a possibility for future articles for *The Computer Journal*.

I still find the Versafloppy II/696 to be a good product while operating under CP/M 2.2. However, the manual and documentation for implementing 3.0 are some of the worst that I have seen. It may work fine, but if the manual is any indication. I have my doubts (write and let us know if I am wrong). CP/M 3.0 is a good program if already implemented, and a real bear if not. I like 2.2 and have been able to master all of its strange relationships. 3.0 is new and undocumented other than by DRI. I hope this will change in time, but with all the pressure on CP/M86 and MSDOS, it looks to me like 3.0 will die a slow death. Those who now use 2.2 will probably not change for many reasons. Like myself, most users have developed a large library of utilities. Many of these utilities use the disk parameter data to display information-these programs will need changing for the new data tables. Disk usage is usually low with 2.2 but becomes higher in 3.0, although you do gain the ability to make changes and additions to the system more quickly and easily.

To conclude this discussion I would like to remind users that it is necessary to define your needs and desires before buying anything. As one can tell by the previous paragraph, I am not overly enthusiastic about 3.0. The enhancements and structure have become that of a programmer's operating system. Unix, although being touted as the operating system of the future, is now getting a lot of flack because of its complex nature. One must remember that these systems are written by programmers, for programmers, and not for the general public. An operating system should allow you to use other programs freely and not require a lifetime of study to run. CP/M 3.0, 86, and MSDOS are being influenced by Unix's structure, so many of the newer versions may not be that desirable. One thing that I have tried to do in this article is "tell it like I see it." I too often see articles that gloss over the bad points only to get inexperienced users into trouble. To those readers who have found many of the industry's hidden and sometimes dark secrets, please write articles and send them in. I have dealt with BIOSs for some time now, and am still amazed at how many secrets they contain that I have yet to find...

Listing for System Integration

	floppy	sting is to disk as rec.	show what is leved from DR	on the DRI's two
	: respdos	3.spr 24 :1	br.kbdos3.spr	14k :ccp.com 4k
	: bdos3.s	pr 10k :	device.com	1k :put.com 7k
	: gencom-	com 1=k :. com 1k :.	IID.COM	7k (dir.com 15k
	diribl.	F8x 28 :	cpmldr.rel	1k :11nk.com 16m
	copysys	.com 2x ::	device.com	8k ted.com 10k
	C CABE-C	0m 4K 1; Com 76k 1;	initdir.com	32x idate.com 3k
	; dump.Co	m 18:0	get.com	7k imac.com 12k
	: pip.co#	9 k		
	: dask2 f.			
	: Dioskri	1.867 <u>146</u> 14 868 55 14	Callvers.asm	is theot.asm 3k
	: ecrover	8.48# 1K 14	drvtbi.esm	1k thelc.com 7k
	: fd1797s	diaem 11k sl	hexcom.com	2k idumpias+ 4k
	: modebau	a.lib la si	random.esm	lik shelp.hip 618
	ports.1	15 28 1	CD.485	3k isid.com 8k
	submit.	CO# 68 51	trace.utl	2K INTEF. COM 16K
	; show.co	m 9k (type.com	3k 1280.115 6k
	1 6 4 1 1	of the above		
	your CP.	/M3 dista	you have not	recieved a full
	version	and ask for	r the rest of	the files: 111
	: Th	<pre>following</pre>	is the dialo	g that is necessary
	the BIC	5 listed be	low should be	created or modified
	from yo	or existing	file. By loos	ang at last months
	1101159	you should	be able to so	ee the changes and
	Take CO	rresponding	one to your :	own Version
	: A>rmac			
	A>1158	bios3 [o]=Die	os,sct	
	: A>gencp			
	(8.5.	er, er, er, er, er	cr,cr,EF,N.c.	r to end
	(d195	lay will sh	on wap, record	a for possible
	r debu	gging011 coclor(1)00	that's needed	d now is cpelor)
	A>B10 C	pmldr.com	,==================	
	: 3800 C. - 0501 4	je≇ (put a ¶.	a return in t	he BOCT entry]
	40	•		
	Arsave	is comidrice	ow (for slos	size of relow pym?
	: Tr.	18 should h	ow load the f.	iles and bring up
	: CP/M3-0	if not star	rt looking fo:	r typos or other
	: common :	type errors	. I had to do	uble the allocation
	vectore	to make wi	THE WORKS DUIL	5 GF 15CK11111
	: AD	APTED VERSIS	ON FOR CPM3 1.	/c
	CP/# BASIC	190°170°10	T OPERATING S	SYSTEM (BICS)
	: A68 single	(817.)	strigte densit	
	versties as	nd stack ar	E 15 FEGO spac	ce to be fixed
	: in cank ev.	ITCPEC MODEL Fociars, it	SAMPISK, TIM	et gaalde for okher. F
F000 - 0030 -	SOPROM EQU MSILE FOU	60 CF 3 J 6 H	: LOCATION OF : MEMORY 512F	IN REVIEW.
	PUT EQUATE	5 FOR 1/0 O	R OTHER NON P	NOM SPECIFIC ITEMS
	; ase of c	ffer locatio	nte ios origina	
FC42 =	UNIT: EQU	Ofc428	CUNIT BYTE FO	DR DISK SELFCT
	CONDIA: FO			DATA BELT
0027 -	CONCTL: EQ	0278	SERIA	L PORT CONTHOL
	;			
	extra	#mxtps		
	CSEG			
· B/ · 4	1010 K. K.	. Ursern		
	ORG	#IOS	: STA	AT OF BICS.
	JUMP TABLE			
0000 C31001	JHP 9ML :TOCHW?	BOOT BBOOT	TROM USL: S	DOT.
0006 C3#C01	JMP	CONST	CHECK CONSUL	LF FB STATIS.
0009 63963:	?conin: JMP	CONIN	READ CONSOL	F CHARACTES.
0000 C39401 000F C30907	JMP	LIST	WRITE LISTI	NG CHAR.
0012 C3A001	JMP	AUXOUT	WRITE PUNCH	CHAR.
0015 C3A301	JHP	ANXIN	READ READES	CHAR.
0018 C35401	JMP JmP	TSFLOSK	SELFCT DISK TO	DEIVE.
ODIE CILEFO	SFTTRF. JMP	suprom+let	SFEP TO TRAC	CF IN REL AV
0021 C321F0	JMP	adprom+21h	SPT SPCTON	N', MBFR.
0024 032473	JMP	SDPROM+24h	READ SPLECT	FL SECTUR.
DOZA CJZAFO	JMP	SDPROM+ 2AH	WRITE SELEC	TED SECT. N.
0020 C30102	JHP	PRSTAT	LIST STAT'S	CHECK
0030 C30F02	JHP	SECTRAN	SECTOR TRAN	SLATE HC"TINE
0036 C3A601	JMP JMP	AUXIST	AVX STATUS	IN IN
0039 C3A901	JMP	AVEOST	AUX OUT STA	T''S
0030 030301	JMP	DEVTEL	DEVICE TABL	,
	187		. DENIXE INT.	

8842	C30500		JMP TMB	DRVTBL	DRIVE TA	BLF
0048	C30901		JMP	FLUSH	PLUSH DI	SF BUFFFRS
8048	CJFEOO		JHP	NOVE	HOVE DAT	Α
0948	C31801 C31141	Phekal:	JHP	TIMF Splwpw	TINE RET	URN .
0054	C30C01		JHP	STLBNK	SEL MPH	BÀNK
0057	C31801		JNP .	LMOVE	INTER BA	NK NOVE
3050	CJACOL		345	NOTYET	-	
30+0	CJACO.		4 M L	HOTYFT		
		:	D15K T	ABLES FOR B	DRIVES	
		-				
		;	,			
3043	2.50	DPBASE:	101	\$	SASE OF	DISE PARAMPTER BLOCKS
0045	2780		DW	sdprom+27	1	
0067	0400 0400		DW	NORFT		
0046	0000		đp	0,0		
00 71	20202000	DPEO:	DW DW	XLT0,000	00H :	TRANSLATE TABLE
0075	00000000		DW	0000H,00	100H	active Rept
0079 0076	C305 59021802		Dw Ow	DPS0	:	PARM BLOCK
0075	FEFFFEFF		DW	DINBCB,D	TABCB	
0083	FFFF 40		DW DB	NASH		
0046	2450		DW	sdprom+2a	n	
0099	2750		DW	sdprom+27	*	
00 C	D400		0w	NORET		
0055	0130	Deriv	db	1,0		
0094	00000000		Dw	0000H,00	000	SCRATCH AREA
00 9 8 00 9 C	00000000 C300		Dw DW	00005,00 DP20		PARM BLOCK
06 ° F	87027901		DH.	CSV1,ALV	1	CHECK, ALLOC VECTORS
DDA: DDA:	F # F F F F F F F F F F F F F F F F F F		Dw Dw	DIRECS,D	TABCB	
0044	33		0.6	0	: 81	ANK
		-	•0			
			-9			1
0049 0045		XLT0:	EQU De	\$		TRANSLATE TABLE
2985	03070F156		DB	3,9,15,2	1,2,8,14,	20,24
0056 0071	CA00121804	DPR0-	DB	6,12,18,	24,4,10,1	5,22
0003	2400		D.	26	:	SEC PER TRACK
0005	03		06	;		BLOCK SHIFT
:::-	30		08	G		EXTNT MASK
0000	F100 3500		рж Г.	242		DISK \$12E-1
5000	C0		រះដ	192		ALLOCT
0000	05 1000		08 0-4	0	-	ALLOC1
0000	c 2 2 2		Dw	2	;	OFFSET
0011	35		DB	0		P5+
001 3		;		•	-	
0304	20	NONFT :	957			
FFFE	-		Fou	AFFFF		
FFFF	•	DTABCB:	rov	OFFFEN		
6 5 5 F F F	:	HASE: BBANK:	200	07777n 0000f		
		1				
0000	210400	DRVTBL:	LXI RET	N, KDTBL		
	********	:		4		1
0000	0630000000	X0101:	dw	0,6,0,0,0	. 0	
0019	0000000000	۰ <u>.</u>	đ٣	0,0,0,0,0	,0,0,0	
0019	327000	NULTIG:	sta	PCNT		
00FC	C 9 0 0		487 db	0 h		
		:				
	Fb	: MOVE :	XCH	c		
0077	EDBO		Ds	0EDH,080H	:14	1F
0101	C 9		XCH 827	.		
A1	C34C03	: 				
4163	CJACOI	CEAIRF:	JAP	WVI FET		
0106	CJACOL	DEVINI	JMP	NOTYET		
010*	CJACOL	FLUSH	JNP	NOTYET		
0100	321001	: SFLDAR:		fábnk		
0107	C9		ret			
0110	90	Pabhk:	đb	9r		
0111	D3FF	SELmen:	011	0FFH		
0116	C.6		9 TA Ret	A. Bur		
0117		PCBNK :	58	C #		
0118	C 3ACO1	INOVE	JRP	NUTYET		
011m	CJACGI	: TIME:	388	NOTYET		
VIIE	317788	1007: ; wh	LII er uei	ar, STETK ng the blos	:SFT STAC (for cpm]	dr replace
			ove 11	ne with an	"RET"	1
0121	A.F	•	Z RA	A		
0122	320400		81.8 574	4	. 108477	
0126	324270		STA	unit		
0128	CD3F01 21C201	SETCPNI	CALL	SETUP N.SHSG	:887 VP J	URPS.
	CDAEDI		CALL	PMSG		
0131	a a a 7 a 1		CALL	7INIT 7LDCCP		
0131 0134 0137	C DD E 0 2			CONDTA	CLEAN CO	MSOLE STATUS.
0131 0134 0137 0137	CDDE62 DB2F		1.	A1 AA*		
0131 0134 0137 0137 0130	CDDE02 DB2F C30001	;	JNP	0100H		
0131 0134 0137 0137 0130	CDDE02 DDE02 DB2F C30001	SET 7	JNP JNP P JVMP	6100H 5 TC CP/M	,31WF 10	
0131 0134 0137 0137 0132	CDDE62 DB2F C30601	SET V	JNP JNP P JVNP	6100H 5 TC CP/M		
0131 0134 0137 0137 0130	CDRE02 DB2F C30001	SET V SETVP:	18 јир р јунр нv са	S TC CP/N I A,1 LL sel	: for be	nked operation
0131 0134 0137 0138 0130	CDDE02 DB2F C30601	: ; SET V SETVP: ;	1 јнр р јунр нv са нv1	0100H S TC CP/M I A,1 LL 901 A,0C3H	: for be	nted operation To wadot
0131 0134 0137 0137 0136 0137 0141 0144	200702 DB2F C30601 3FC3 320600 320500	1 1 SET 7 1 SET7P1 1	IN JNP P JVMP NV CA NVI STA STA	0100H S TC CP/M I A,1 LL S01 A,0C3H 0 05H	: for be bak ;PUT JMP ;ADK AT ;	nted operation To wagoot IENG.
0131 0134 0137 0136 0137 0141 0144 0147	200001 3FC3 32000 22000 22000 22000 22000	1 1 SET V 1 SETVP: 1	IN JNP P JUMP NV CA MVI STA STA LRI	0100H 5 TC CP/M 1 A,1 LL 901 A,0C3H 0 05H H,7WBDOT	: for be bak ;PUT JAP ;AD4 AT ;	nted operation To wBoot (FRG.

1-10

1.18

1

. . A

1.8

刺激

10

> ¥8

0144 220100 0140 2A0000 0140 220600 0153 C9	SWLD 1 LHLD Ømatpa :PUT JUMP TO BROS SWLD 6 :AT ARR 5,6,7. RET :RETURN FROM SETUP. : tempoary diek Belect Foutines	VERSATILE DATA REDUCTION, DISPLAY AND PLOTTING SOFTWARE FOR YOUR APPLE ⁺ II
0144 210000 0157 79 0158 FE02 0158 FE02 0158 5242FC 0150 3242FC 0160 214000 0163 FE01 0165 C8 0164 214000 0165 C9	LII N.0 NOV A.C CPI 2 RNC ANI OFDH STA UNIT LIIN.DFI CPI 1 RI LIIN.DFO RI LIIN.DFO	STRIPCHARTER — Tums your APPLE and Epson MX series printer into an economical 4-pen chart recorder. Prints and displays continuous 1 to 4-channel strip- charts of any length. Ideal for large data sets. Numerous user-selectable graphics options enhance output qual- ity. Includes 5 demos on disk with 37-page manual \$100
016A 010000 016D C31830	: NOMEl: LXI B,0 jmp. settrk :	VIDICHART — Proven tool for lab data management Fast plots of 4 data sets with scrolling in 4 directions, zoom scaling on X and Y axes. 2 types of graphic cursors and on-screen STATUS REPORT, even plots
0170 31FFFW 0173 3A42FC 0174 321A02 0179 AF 0179 AF	: WARN-BOOT: READ ALL OF CPN BACK IN : EXCEPT BIOS, THEN JUMP TO CCP. : wboot: Lxi Sp,deelx :SET STACK Pointfr. LDA UNIT STA TEMP XRA A ELA UNIT	A.D input while sampling. ADD. SUBTRACT. MULTI- PLY. DIVIDE. INTEGRATE, DIFFERENTIATE, AVER- AGE or NORMALIZE data sets with SIMPLE COM- MANDS. Ideal for spectra. chromatograms. rate curves. etc. Includes SAMPLE DATA on disk with 28-page manual
0170 C03F01 0180 CDDF02 0180 3A1A02 0186 3242FC 0189 C30001	CALL STTUP CALL PACCP Ids temp its unit JMP 0100H :GC BACK TO CCP	SCIENTIFIC PLOTTER — Draws professional-looking graphs of your data. You choose data format, length and position of axes. 20 symbols, error bars, labels any- where in 4 orientations. Includes 5 demos on disk plus 30-page manual
018C CD06F0 018F C9	CONST: CALL SDPROM+066 ;READ CONSOLF STATUS. Ret ;Return From Const.	(For DIF file and Houston Instrument or H-P 7470A plotter adaptations, add \$25 for each option selected.)
0190 CD09F0 0193 C9	; READ A CHĂRACTER FROM COÑSCLF. ; RONIN: Conin: call Soprom-09H RFT	CURVE FITTER — Select the best curve to fit your data. Scale, transform, average, smooth, interpolate (3 types), LEAST SOUARES fit (3 types), Evaluate un- knowns from fitted curve, includes 5 demos on disk with 33-page manual
0194 CD6CF0	WRITE A CHARACTER TO TAE CONSOLE DEVICE. : Congt: Call Sderom-Jch Ret	SPECIAL: VIDICHART, SCIENTIFIC PLOTTER,
0148 D82F	; ; CONST: IN CONCTL :not in orginal prom	Add \$1.50 shipping on all U.S. orders VISA or MASTERCARD orders accepted "Trademark of Apple Computer, inc
6198 F602 6190 C8 6190 C4FF 619F C9	ANI U2H Rz ADI OFFH RFT	INTERACTIVE MICROWARE, INC. P.O. Box 139, Dept. 226, State College, PA 16804
01A0 C3AC01	: AUXCUT: JMP NOTYET	CALL (814) 238-8294 for IMMEDIATE ACTION
0143 C3AC01	AUXIN: JNP NOTYET	
DIAN CIACOL	AVAIST: JMP NOTYET	
GIA9 CJACOL	NUXOST: JMP NOTYFT ; Notyft: yra a	; daeg ; init done from banked memory
01AD C9	AFT :	Pinit:
	; PRINT THE MESSAGE AT HAL UNTIL A ZERO.	02DA CDAFO1 call ?pmsg ; print signon message 02DD C9 ret
DIAF DS	2 PMSU: PMSU: puend puend	: ; Ceeg
0186 7F 9191 87	PMSG1: MOV A,M ;GET A CHARACTER. Ora a ;if it's zero,	This version of the boot loader loads
0182 CABF01 0185 4F)2 OPMBG :RETURN. Mov C,A :Otherwise,	: called CCF.COM on the system drive {Ai}.
0186 E5 0187 C09401	PUBH H CALL CONOT : PRINT 17.	<pre>?ldccp: ?RLCCP: : First time, load the A:CCP.COM file into TPA</pre>
0186 23 018C C38001	INX H ; INCREMENT HLL, INX H ; INCREMENT HLL, JMP PMSG1 ; AND GET ANGTHER.	02DE AF324C03 xrs a 1 sta ccp3fcb+15 : sero extent 02E2 2100002270 lxi h,0 1 shid fcb5nr : start at beginning 02E1 115001011 lin d confin l oll control i confin line
OleF C1 Olco D1	epmag: pop b pop d	022E 1000(C)1 inr a 1 m nSCCP : error if no file 02E1 1000(C)16 inr a 1 m nSCCP : error if no file
0101 04	FOL ; ; CRIOS MEREAGOS	02F8 118000CD18 lxi d,128 : cell setmulti : allow up to 14k byte- 02FE 115D03CD20 lxi d,ccp\$fcb : cell readx : load the thing
01C2 0D0A4350	, COLOS AFBERGES ; 275NSG: DB 0DN,0AH, CP/M 3-0 PLUS 5D SYSTEMS-KIBLEM	; now, 0304 C9 ret
0127 0D0A3822 0151 0D0A3630 0156 48204633	K1 DB 60K,0AH, TSTC NAB " DB 60K,0AH, MSTC NAB " 0 00K,0AH, MSTC NAB " 0 00K,0AH, MSTC NAB " 0 00K,0AH, MSTC NAB " 0 00K,0AH, TSTC noSCCP: ; here if we couldn't find the file 0385 213C03CDAE Imi h,ccpiseg i call ?pmsy : report this 0385 CD0500 call ?conin : get a respons	
	WRITE A CHARACTER ON LIST DEVICE.	digt Cinent limb Letter
0204 CD0FF0 0206 C9	LIST: CALL SDPROM+OFH RET	: CP/H BDOS Function Interfaces
0200 AF 0207 C9	PRSTAT: XRA A Ret ; Return Always bot ready	open: mvi c,1% (jmp bdos - ; open, file control block 0311 8EGFC38580 = evi c,1% (jmp bdos - ; open, file control block setdmes:
020F 69	SECTOR TRANSLATION ROUTINE FOLLOWS Sectran: Mov L,C	0316 0E1AC30506 mv1 c,24 l jmp bdoe ; eet transfer eddress
0210 40 0211 78	MOV N,B MOV A,D	BUTHULTI 031B 0E2CC30500 mvi c,44 l jmp bdos ; set record count
0212 B3 0213 C8	ORA F RI Vouc	readx: 0320 8E14C30500 mv1 c,20 ! jmp bdoe : read records
0214 EB 0214 09 0216 4F	ICHG DAD B Nov L.M	
0217 2400 0219 C9	MVI 4,0 RFT	0324 000400045Ceignon5msg db 13,10,13,10, 'boading 3+0 0105',13,10,0
021A	TENP: DS 1	
	: DISK BUFFERS double normal velues	0350 0143435828ccp5fcb db 1, "CCP ", "COM", 0, 0, 0, 0 0360 de 14
0218 0259	ALV0: DS 62 CSV0: DS 32	0)7D 000000 feb5nr 4b 0.0,0
6279 8287	ALV1: DS 62 CSV1: DS 32	0380 end .
	title 'Boot loader module for CP/H J.0'	
	As a part of the sub-date has an announced about a set of the set	



Industry News

Computer Pioneer Days Conference

SYBEX Computer Pioneer Days, a new two-day conference to be held in San Francisco, June 15-16, 1984, will, for the first time, honor the "living legends" of the microcomputer industry, on the 10th anniversary of the microcomputer. (The Altair computer was introduced in 1974.)

The pioneer speakers represent most areas of the personal computer industry, from hardware, software, and venture capital to microchip design and development. They will discuss the growth of the microcomputer industry from their own experiences — how they started their companies or developed their products; who, if anyone, was with them from the beginning; how their first projects were financed; what their early successes, failures, and motivations were. They will offer their own perspective on the melding of entrepreneurship and "high technology." for themselves and for other people who may have wondered "what it takes" to strike out on an independent path. Awards for outstanding microcomputer industry achievements will be presented at a special reception on Friday, June 15, 1984, at the Hyatt Regency, from 7:00 to 9:00 p.m. For more information write: SYBEX Computer Pioneer Days, 2344 Sixth Street, Berkeley, CA 94710; or call (415) 848-8233.

3¹/₂" Microfloppy New Standard?

A paper from Hewlett-Packard entitled "Why the $3\frac{1}{2}$ " Microfloppy Will Be the Next Industry Standard" is available to those interested. The document outlines the need for standardization in the sub- $5\frac{1}{4}$ " disk drive market, and explains why the $3\frac{1}{2}$ " is ideally positioned to be the industry standard. Currently, Hewlett-packard leads the trend and has incorporated the $3\frac{1}{2}$ " in its entire line of personal computers. The paper presents a comparison of Hewlett-Packard's $3\frac{1}{2}$ " disk drives with the current $5\frac{1}{4}$ " products, and provides technical specifications at the end of the document. It can be obtained be writing: Kathy Kimball, Hewlett-Packard, Greely Division, 700 71st Ave, Greely, CO 80634.

LINEAR OPTIMIZATION WITH MICROS

A Product Review

by The Computer Journal Staff

The Computer Journal has been reviewing a very interesting software package called LO, which is short for *Linear Optimization*. The statistical technique on which this program is based has traditionally been done by hand; it involves the simultaneous solution of a group of linear equations, hence the name. It was called linear programming before the term "programming" became associated with computers.

Although the methods have been adapted to computers before, this is the first version your editors have seen that is specifically designed to run on a modest size computer. The version we reviewed runs under CP/M and will work fine in as little as 48K of memory. Considering the memory requirements of much current software, this is indeed a "plus" factor for the package. It is also available for MS-DOS, IBM-DOS, and possibly for other formats.

The purpose of LO, briefly expressed, is to optimize the use of scarce resources. It can be used either to maximize some desirable quality (such as profit) or minimize some other factor (such as cost). It is a decision-making tool which allows the user to weigh several variables against one another for optimum results.

In business and industry we often find that several variables work against one another. The amount of labor available to produce a product, and its cost, are important factors. Another might be the shortage of some necessary material, or the amount of some product which can be successfully marketed. To illustrate this principle, we made up an example of a small computer company which builds CPU boards, memory boards, and video boards. The number of chips each requires differs, as does the number of hours labor to produce each, and the wage that has to be paid the technicians for doing the different kinds of work. Finally, we decided that our imaginary company has only 500 chips on hand (which, for our example, are all alike and will work in any position on any board). Our manufacturer has only \$1000 in the bank to meet the payroll, and wants the three available technicians to finish the job this week.

LO problems are described in terms of "bounds" which are the desired product, "goals" which are the optimization of the bounds, and "constraints", or limits, which determine the final outcome. In this example we need to produce some number of each of the possible products: we have a limited number of chips with which to do so, a limited number of working hours, and a limit on the money we can spend for labor.

The "goal" is to produce the "mix" of boards that will most effectively use our resources and yield the maximum profit.

This problem is simple enough to follow but too complicated to be worked by hand in any reasonable length

		LINEAR (T	IMIZATION			
Hacker Produ	cts Unlimi	ted. prod.	tion schedu	.1 .		
Linear Optie	ization 1.	0 (c) 1981	The Acme Co	mputer Com	peny	
1 opti	on title="	Hacker Pro.		ted, produ	ction	schedule",list
2 bour	ded @cpu,#	memory, #vic	1.01			
3 limi	t chips by	2080cpu +	4580eeeory	+1280v1deo	<*50	×1
4 1101	t hours by	880cpu + 1	5 Steasaory	+3.888vide	o <=)	201
5 limi	t cost by	(586) \$ecpu	- (6#5.5) ###	menory + (7	83.8)	\$8video <=1000;
é máx	908#cpu +	125#8eeeory	/ + 7580vide	101		
Number of it	erationsi	2				
Boal functio	n value:	2440.				
VARIABLE	OPTIMAL	ERROR	MARGINAL		COST	,
NAME	VALUE	ESTIMALE	RETURN	•	EGIC	NN .
€cpu	0.000	0.001	-64.76	-INFINITY		154.8
Ethenory	4.381	0.00%	125.0	108.6		281.2
58v1 de0	25.24	0.00%	75.00	47.80	••	86.36
LIMIT	BURPLUS	ERROR	MARGINAL	E.	IMIT	
NAME		ESTIMATE	VALUE	R	E010	•
chips	0.000	0.00X	0.5952	378.9		981.8
hours	0.000	0.00%	17.86	61.11		144.1
*cost	184.1	0.00%	0.000	815.9		+INFINITY
		F	iaure 1			

of time. Figure 1 is the solution that LO produced in less than 60 seconds. Lines numbered 1 through 6 are the source file. We'll explain it line by line.

Line 1 allows us to specify the title and instruct the program to list the source along with the results; this line is optional. Line 2 sets as bounds the number (#) of CPU boards, memory boards, and video boards. The solution of the problem will be expressed in terms of the number of each board we should build.

Line 3 says that we need 20 chips for each CPU (20^{*} #CPU) 45 for a memory and 12 for a video board, and that the total cannot exceed 500 (≤ 500).

Line 4 similarly limits the hours that can be used—so many for each kind of board, for a total of, or less than, 120.

Line 5 is the tricky one. It expresses the labor cost for each kind of board in terms of hours times pay rate (i.e.; \$5 per hour times 8 hours) and sets \$1000 as the maximum that we can spend.

Line 6 states our goal, which is to make the maximum number of CPU boards at \$90 each, and/or memories at \$125, and /or video boards at \$75, and to produce these in a proportion that will yield the maximum sales volume.

As the printout shows, it would be uneconomical to produce any CPU boards under the given conditions, but we can produce 4.381 memories and 25.24 video boards for a total of \$2440 (goal function).

The other columns have various interpretations. For example, they show that this solution would use all of our chips and all of the work hours but leave a small balance of our money (\$184.10). Other columns give us clues as to the value of increasing the labor, or number of chips, or whatever we have to work with. After gaining experience with the program, these columns might enable us to modify our inputs and find alternate solutions.

For example, it might seem strange that although memory boards are the most profitable item, we are told to

make fewer of them. Why? The marginal value of chips is a clue. Let's run the problem again pretending that we found 250 more chips down in the basement. The result is Figure 2. Notice that we were able to produce more memory boards with no increase (actually a decrease) in our labor costs! Evidently the number of chips we started with had a severe effect on our production.

LINEAR UPTIMIZATION								
Hacker Products Unlimited, production schedule Linear Optimization 1.0 (c) 1982 The Acme Computer Company								
2 boun	ded #cpu.#	MECKUP PPDC	imo:	teo, produc		n schedule",iisti		
3 limit chups by 2046pu + 4518eemory +1218video <=750; 4 limit churs by 818cpu + 5.518eemory +3.818video <=120; 5 limit cost by (518)18cpu +(&25.518eemory + (783.8)18video <=1000; 6 emay 9018cpu + 12318eemory + 7318video;								
Number of iterations: 2 Goal function value: 2389,								
VARIABLE NAME	OPTIMAL VALUE	ERROR ESTIMATE	MARGINAL RETURN		COS VEGI	T ON		
#cpu	0.000	0.00%	-64.76	-INFINITY		154.8		
Steenory	13.43	0.00%	125.0	108.6		291.2		
BWv1deo	12.14	0.00%	75.00	47.80	••	86.36		
LIMIT NAME	SURPLUS	ERROR ESTIMATE	MARGINAL VALUE	L I RE	111 1010	N		
chipe	0.000	0.002	0.5952	378.9		981.8		
hours	0.000	0.00%	17.86	91.67		150.7		
#cost	233.9	0.001	0.000	766.1	••	+INFINITY		
Figure 2								

Getting greedy, we now raise the price of video boards by \$10 and reduce the price of CPU boards to make up for it. The result is Figure 3; LO tells us to make the same mix of boards as in Figure 2, but at the new price we will make a little more profit.

The documentation that comes with LO explains the formulation of problems quite well, and provides example problems and solutions from several kinds of activity-from farming (livestock feeding) to finance (stock market investment).

Our impressions of the program follow: first of all, it works as advertised, is modestly priced, and the documentation is very good. It is fast and runs in a small memory. It can be very useful to anyone who has to make the kind of decisions it is designed for. It permits the use of sophisticated mathematical techniques by persons who would not otherwise be able to solve them.

On the negative side, LO requires you to be familiar with your CP/M utilities. Computer users who do not work

LINEAR OPTIMIZATION								
Macker Products Unlimited, production schedule Linear Optimization 1.0 (c) 1982 The Acme Computer Company								
<pre>i option title="Hacker Products Unlisited, production schedule",list bounded @cpu,@ememory.@video; 3 lisit chips by 2000cpu + 4500ememory +1200video <=750; 4 lisit nours by 800cpu + 5.500ememory +3.800video <=120;</pre>								
0 110	9088cpu +	12540memory	+ 95897100 + 95897100	1000 y + (71) 101	3.8)	89video <=1000)		
Number of in Boal function	Number of iterations: 2 Boal function value: 2711,							
VARIABLE NAME	OPTIMAL VALUE	ERROR ESTIMATE	HARGINAL RETURN	R	COST EGIO	N		
Opu	0.000	0.001	-98.57	-INFINITY		178.6		
\$9memory	13,43	0.00%	125.0	123.0		318.7		
##video	12.14	0.00%	85.00	43.60	••	86.36		
LIMIT NAME	SURPLUS	ERROR ESTIMATE	HARGINAL VALUE	L II REC	HIT GION			
chips	0.000	0.001	0.07143	378.9		981.8		
hours	0.000	0.00%	22.14	91.67		150.7		
#cost	233.9	0.001	0.000	766.1	•••	+INFINITY		
Figure 3								



 Interactive Microware's general-purpose ADALAB^{**} data acquisition and control system interfaces with virtually any lab instrument using a recorder or meter, including GC and HPLC systems, spectrophotometers, pH meters, process control apparatus. thermocouples, etc.

1:

1.1

· Lab Data Manager** software facilitates single or multichannel acquisition. storage, display and chart recorder style output of lab instrument data. IMI QUICKI O software operates within easy-to-use BASIC! • Thousands of scientists currently use IMI software and or

ADALAB products worldwide!

Price includes 48K APPLE II+ CPU, disk drive with controller. 12" monitor, dot matrix printer with interface. IMI ADALAB" interface card Trademark of Apple Computer



directly with their operating system might not be ready for this. You write the source input with ED (or any similar editor) and the solution goes back onto the disk in a new file with an LIS extension. The only way to view the output is by way of the TYPE or PIP features of CP/M.

We feel that a more "automatic" printout would be useful. A real bonus would be the ability to enter the variables interactively rather than having to compose the formulae by hand and write the source with the editor. Another nice feature (not necessary, but perhaps helpful) would be some "action" on the screen while the program runs. These are cosmetic suggestions - we are otherwise very enthusiastic about this software product. It is available from Acme Computer Co., Box 51193, Seattle, WA, for about \$150.

The level of manufacturer support is a very important consideration when selecting software, and we are favorably impressed with Acme's support of their products. One month after we received the program, they sent a questionaire with a stamped addressed envelope to obtain information for future revisions. Later, we received an announcement of a revision which can be obtained by either returning the original disk or sending \$5 to cover the cost of material and handling.

We sent Acme our comments on the program, and they responded by return mail to advise that most of these improvements are already in progress for the next revision. It is very unusual to find this level of support in the microcomputer industry, and we do not hesitate to recommend Acme as a supplier.

LSTTL Reference Chart





€:∰ E-#

Books of Interest

STD Bus Interfacing

by Christopher A. Titus, Jonathan A. Titus, & David G. Larson.

Another book in the BLACKSBURG Continuing Education Series®

Published by Howard W. Sams, Inc.

286 pages, $5^{1/2} \times 8^{1/2}$ softbound, \$13.95

What do you do when you need a microcomputer for a specific application and the medium cost appliance computers do not have the features you need, the larger business computers are too expensive and still don't have the I/O features you need, and an S-100 bus system is overkill? A STD Bus system may be a good choice because there is a wide variety of cards available so that you can tailor a system to have the special features you need without paying for a lot of unnecessary frills. It is also relatively easy and inexpensive to modify the system by adding or replacing cards.

This book explains the STD Bus, but even more importantly, it contains a very thorough explanation of what a microcomputer bus is, what signals are needed, and how these signals are used.

The information on accumulator I/O versus memorymapped I/O, addressing and address decoding, I/O interfacing, and interrupts is especially helpful. The book is written in an easy to follow manner. A good example of the care taken in the writing is the sample programs, which are written in assembly language for the 8085, Z-80, 6502, and 6800 CPUs to make the book useful to people working with different CPUs.

The contents are as follows:

•Chapter 1 What Is The STD Bus?. Other Control Signals, Physical Standards, Why Use the STD Bus?, STD Bus Processors, Memory, Read-Only Memories, Read/Write Memory, Control Signal Generation, Memory Maps, I/O Devices, Memory-Mapped I/O, Accumulator I/O, CPU Compatibility, Data Transfer Timing, Chip Incompatibility, and Nonstandard Signals.

•Chapter 2 I/O Device Addressing. Address and Control Signals, Device Addressing, Using Gates for Address Decoding, Using Decoders, Larger Decoders, Using Comparators, Memory-Mapped I/O, and Using PROMS.

•Chapter 3 Output Port Interfacing. Output Timing, Latches in Output Ports, A Traffic Light Controller, LED Displays, Digital-to-Analog Converters, Data Displays, Other DAC Considerations, I/O Chips, and Memory-Mapped Output Ports. •Chapter 4 Input Ports. Designing Input Ports, An ASCII Keyboard Interface, Flags, Another Keyboard Interface, An Analog-to-Digital Converter Interface, A Simple Logic Tester, and Memory-Mapped Input Ports.

•Chapter 5 Interrupts and Direct-Memory Access. Basic Interrupt Operation, STD Bus Interrupts, The 8085, The 8088, The Z-80 and NSC800, Serial Priority, The 6800, 6809, and 6502, 6809 Improvements, An Interrupt Review, Interrupt Software, Interrupts and the Stack, Interrupt Timing, Direct-Memory Access, Requesting the Bus, Direct-Memory Access Controllers, and DMA Software.

•Chapter 6 General-Interest Interface Cards. The Mostek DIOB/BIOP, The Enlode 214 Display System, The Analog Devices RT1-1260, The Atec 710 Thumbwheel Switch Interface, The Matrix 7911 Stepper-Motor Controller, and the Pro-Log 7304 Dual UART Card.

•Appendix A The STD Bus Standard. Organizational and Functional Specifications (With Pin Definitions), Electrical Specifications, and Mechanical Specifications.

•Appendix b Voltage Input Configurations. Input Multiplexer Guidelines, and Analog Input Multiplexer.

•Appendix C Index of STD Bus Manufacturers. The detailed information on how a bus is organized is worth the price of the book even if you never intend to use a STD bus, because this knowledge can be applied to other computer buses.

This book is available from Group Technology, Ltd., P.O. Box 87, Check, VA 24072, for \$13.95 plus \$1.00 shipping.

AUTHORS WANTED!

The Computer Journal is interested in technical articles. Query with SASE or send for

our Author's Guide.

PO Box 1697, Kalispell, MT 59903



CP/M Primer

Soul of CP/M: Using and Modifying CP/M's Internal Features

The S-100 and Other Micro Buses (2nd Edition)

Examines microcomputer bus systems in general and 21 of the most popular systems in particular, including the S-100. Helps you expand your computer system through a better understanding of what each bus includes and how you can interface one bus with another. By Elmer C. Poe and James C. Goodwin, II. 208 pages. 5½ x8½, soft. ©1981\$9.95

Interfacing & Scientific Data Communications Experiments

This book introduces you to the principles involved in transferring data using the asynchronous serial data-transfer technique. It focuses on using the universal asynchronous receiver/transmitter (UART) chip in order to help your understanding of communication chips. Explores operation of teletype-writer interfaces and serial transmission circuits. With experiments and circuit details. By Peter R. Roy. 160 pages, $5^{1}y 8^{2}y$, soft. $\odot 1979$.

Active-Filter Cookbook

Regulated Power Supplies (3rd Edition)

Newest, most comprehensive discussion you'll find of regulated power supplies, including their internal architecture and operation. Thoroughly explains how to use regulation in your designs and projects when the need arises, and discusses practical circuitry and components. A valuable book for any technician or engineer involved in servicing or design. By Irving M. Gottlieb. 424 pages, 5½ x8½, soft. ©1981.......\$19.95

TTL Cookbook

Popular Sams author Dan Lancaster gives you a complete look at TTL logic circuits, the most inexpensive, most widely applicable form of electronic logic. In no-nonsense language, he spells out just what TTL is, how it works, and how you can use it. Many practical TTL applications are examined, including digital counters, electronic stopwatches, digital voltmeters, and digital tachometers. By Don Lancaster. 336 pages. $51/n \times 51/n \times 51/n$. (1000)

IC Op-Amp Cookbook

IC Converter Cookbook

Discusses and explains data conversion fundamentals. hardware, and peripherals. A valuable guide to help you understand and use d/a and a/d converter applications. Includes manufacturers' data sheets. By Walter G. Jung. 576 pages. 5% x8%, soft. © 1978....\$14.95

1. **R**

14

u di

村橋

1

Esta

斜确

0.

. .

84

s - 18

词

IC Timer Cookbook (Second Edition)

The Programmer's CP/M Handbook

Interfacing to S-100 (IEEE 696) Microcomputers

Microprocessors for Measurement and Control

Osborne CP/M[®] User Guide (Second Edition)

Discover FORTH

68000 Assembly Language Programming

Z8000[®] Assembly Language Programming

This book is filled with real-world programming examples, sample problems, and troubleshooting hints that will guide the reader to mastery of this powerful new 16-bit "super chip". The entire Z8000° instruction set is described in detail. By Lance A Leventhal. Adam Osborne, and Chuck Collins. 928 pages, 6½ x9¼, softbound.......\$19.99

The 8086 Book

Anyone using, designing, or simply interested in an 8086-based system will be delighted by this book's scope and authority. As the 16-bit microprocessor gains wider inclusion in small computers, this book becomes invaluable as a reference tool which covers the

Z80[®] Assembly Language Programming

8080A/8085 Assembly Language Programming

Microprocessor-Based Robotics

TV Typewritter Cookbook

Microcomputer Math

A step-by-step introduction to binary, octal, and hexidecimal numbers, and arithmetic operations on all types of microcomputers. Excellent for serious BASIC beginners as well as assembly-language programmers. Treats addition and subtraction of binary, multipleprecision and floating-point operations, fractions and scaling, flag bits, and more. Many practical examples and self-tests. By William Barden, 160 pages, 5% x8¹/r, softbound\$11.95

Understanding Digital Logic Circuits

CMOS Cookbook

Real Time Programming: Neglected Topics

Interfacing Microcomputers to the Real World

Mastering CP/M

Now you can use CP/M to do more than just copy files. For CP/M users or systems programmers—this book takes up where our CP/M handbook leaves off. It will give you an in-depth understanding of the CP/M modules such as, CCP (Console Command Processor). BIOS (Basic Input/Output System), and BDOS (Basic Disk Operating System). Find out how to: incorporate additional peripherals with your system, use console I/O, use the file control block and much more. This book includes a specal feature—a library of useful macros. A comprehensive set of appendices is included as a practical reference tool. Take advantage of the versatility of your operating system! By Alan R. Miller, 396 pages. 519.9

Designing With the 8088 Microprocessor

FORTH Tools, Volume One

The	Computer Jour	nal
PO Bo	x 1697 Kalispell, MT 59903	3

Order Date:		
Print Name		
Address	······	
City	State	Zip
Check	Mastercard	□Visa
Card No	Ex	pires

Qty	Title	Price	Total
			1
	,		
			1
Shipping charge	s are: \$1.00 for the first	Book Total	
DOOK, and \$.50 for all subsequent books. Please allow 4 weeks for delivery.		Shipping	
		TOTAL	

New Products

Port Expanders from Computer Accessories Corporation

Computer Accessories Corporation (San Diego) now offers a way to avoid the cost of added slotware when additional devices need to be connected to a computer I/O (input/output) port. The answer is a series of "port traffic cops" — port expanders with A/B/C switch routing — that can switch one port to any of three devices, or one device to any of three ports. Six Data Director models are available: three in stand-alone cabinets, available for \$199 each (suggested US resale), and three designed to fit inside Computer Accessories' Model P12 Power Director® (line-conditioning power control accessory) cabinet, available for \$189 each.

Three models in each series each meet a specific connector need for a given port or system. For standard RS-232 serial ports, Data Director offers DB25 female (models Q13/Q23) or male (models Q14/Q24) connectors. For standard parallel (printer) ports, Data Director (models Q15/Q25 offers 36-pin Centronics-stlye connectors.

Data Directors boast printed curcuit board construction (which is more reliable than point-to-point wiring with individual wires) and use sealed rotary switches (to avoid data errors from the effects of contamination on switch contact integrity). Each model is fully shielded, and a full line of supportins cables is available from Computer Accessories. A P12 Power Director complete with a Data Director is available for \$388, or alone for \$199. It's designed to fit atop an IBM[®] PC system unit (or others with its 19¹/₂ by 13¹/₂ footprint).



For additional information, contact Computer Accessories Corporation, 7696 Formula Place, San Diego, CA 92121; (619) 695-3773.

Free Catalog From Group Technology

The Spring 1984 catalog contains descriptions of all of the new and current books and products available from Group Technology, Ltd. It is directed particularly to those who wish to gain or teach hands-on experience in interfacing external devices to microcomputers. The experiment-based books that comprise the world-renowned Blacksburg Series provide practical guidance in acquiring these skills. Topics covered include the major 8-bit and 16-bit microprocessors, analog and digital electronics, electronic data processing, robotics, circuit design, machine design, electronic music and speech synthesis, fiber optics, microcomputers in astronomy, FORTH language, and more. Hardware described includes interfacing and circuit design boards for the Apple II, Timex/Sinclair, Commodore 64 and Vic-20, TRS-80 Models I, III, 4, and Color Computer. Software listed includes utility programs for the TRS-80; scientific software for the Apple II + /e for a variety of curvefitting and parameter estimation problems; and a LISP interpreter for the IBM PC. 14

邗橋

网络

, i

. . . d

-

e 🖷

6. S 🗃

1.4

Both novice and experienced microcomputer enthusiasts will find a treasury of practical resource material in the catalog. It is available without charge from Group Technology, Ltd., PO Box 87, Check, VA 24072, tel. 703-651-3153.

Computer Nostalgia: How Personal Computers Have Changed

W hen micros first appeared, in the middle 1970s, memory was precious. Microsoft made a 4K BASIC (that's how much memory it occupied) and there was even a smaller version, known as "Tiny BASIC," which would run successfully in computers having less than 4K of total memory. Many now-familiar features were sadly missing; versions with only integer numbers and no arrays at all were not unusual.

Nowadays, BASIC may occupy 16K or so of ROM, or be loaded from disk into 32K or more of your available memory. It usually comes free when you buy your computer.

Altair (the first mass-marketed micro) in 1975 advertised 1K memory boards for \$139, 4K boards for \$338, and a single disk drive for \$1980. The 4K BASIC was \$350, the 8K version was \$500. You could buy the source listing of BASIC (in case you wanted to modify it?) for \$3000.

The Altair 8800, the original "S-100" computer, was sold in 1975 for \$439 in kit form or \$621 assembled. It came (in either version) with 4 slots and two boards. One board was the CPU; the other was a '4K (that's right, one fourth of a K, or 256 bytes) board that could be expanded all the way up to a full 1K by adding six additional memory chips! Kits were available to add more S-100 slots; if you added enough you could cram in enough memory to run one of those early versions of BASIC.

LEARN MICROCOMPUTER INTERFACING VISUALIZE SCIENCE PRINCIPLES Using GROUP TECHNOLOGY BREADBOARDS with your APPLE® ...COMMODORE 64® ...TRS-80® ...TIMEX-SINCLAIR® ...VIC-20®

Versatile breadboards and clearly written texts with detailed experiments provide basic instruction in interfacing microcomputers to external devices for control and information exchange. They can be used to provide vivid illustrations of science principles or to design interface circuits for specific applications. Fully buffered address, data, and control buses assure safe access to decoded addresses. Signals brought out to the breadboards let you see how microcomputer signals flow and how they can be used under BASIC program control to accomplish many useful tasks.

Texts for these breadboards have been written by experienced scientists and instructors well-versed in conveying ideas clearly and simply. They proceed step-by-step from initial concepts to advanced constructions and are equally useful for classroom or individual instruction. No previous knowledge of electronics is assumed, but the ability to program in BASIC is important.

The breadboards are available as kits or assembled. Experiment component packages include most of the parts needed to do the experiments in the books. Connecting cables and other accessory and design aids available make for additional convenience in applying the boards for classroom and circuit design objectives. Breadboard prices range from \$34.95 to \$350.00



The INNOVATOR⁸ BG-Boards designed by the producers of the highly acclaimed Blacksburg Series of books have gained wide acceptance for teaching microcomputer interfacing as well as for industrial and personal applications. Detailed, step-by-step instructions guide the user from the construction of device address decoders and input/output ports to the generation of voltage and current signals for controlling servo motors and driving highcurrent, high-voltage loads. BG-Boards are available for the Apple II, II + , IIe; Commodore 64 and VIC-20; TRS-80 Model 1 with Level II BASIC and at least 4K read/write memory, Models III and 4. The books, *Apple Interfacing* (No. 21862) and *TRS-80 Interfacing Books 1 and 2* (21633, 21739) are available separately.



The FD-ZX1 I/O board provides access to the Timex-Sinclair microcomputer for use in automated measurement, data acquisition, and instrument control applications. A number of science experiments have been developed to aid teachers in illustrating scientific principles. The operating manual contains instructions for constructing input and output ports. A complete text of the experiments will be available later in 1984. The FD-ZX1 can be used with Models 1000, 1500, 2068, ZX81, and Spectrum.

The Color Computer Expansion Connector Breadboard (not shown) for the **TRS-80 Color Computer** makes it possible to connect external devices to the expansion connector signals of the computer. Combined with a solderless breadboard and the book *TRS-80 Color Computer Interfacing, With Experiments* (No. 21893), it forms our Model CoCo-100 Interface Breadboard providing basic interfacing instructions for this versatile computer. Experiments in the book show how to construct and use a peripheral interface adapter interface, how to input and output data, and how digital-to-analog and analog-to-digital conversion is performed.

Our new Spring Catalog describes the interface breadboards, dozens of books on microcomputer interfacing, programming, and related topics including the famous Blacksburg Continuing Education Series, a resource handbook for microcomputers in education, and a comprehensive guide to educational software; utility software for the TRS-80, scientific software for the Apple II, and other topics. We give special discounts to educational institutions and instructors. Write for the catalog today.

Apple II, II+, and IIe are registered trademarks of Apple Computer Inc.; Commodore 64 and VIC-20 are registered trademarks of Commodore Business Machines; TRS-80 is a registered trademark of Radio Shack, a Tandy Corporation; Timex/Sinclair is a registered trademark of Timex Computer Corporation.

PUTTING HANDS AND MINDS TOGETHER



Group Technology, Ltd. P.O. Box 87N Check, VA 24072 703-651-3153

The Computerist's Calendar

June 07C0

SUN	MON	TUES	WED	THURS	FRI	SAT
					1	2
3	4	5	6	7	8	9
A	В	С	D	Ε	F	10
11	12	13	14	15	16	17
18	19	1A	1 B	1C	1D	1E